Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2006-12-19
2006-12-19
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S027000
Reexamination Certificate
active
07151390
ABSTRACT:
Described are on-die termination (ODT) systems and methods that facilitate high-speed communication between a driver die and a receiver die interconnected via one or more signal transmission lines. An ODT control system in accordance with one embodiment calibrates and maintains termination resistances and drive currents to produce optimal output swing voltages. Comparison circuitry employed to calibrate the reference resistance is also used to calibrate the drive current. Termination elements in some embodiments are divided into two adjustable resistive portions, both of which are designed to minimize capacitive loading. One portion is optimized to produce a relatively high range of adjustment, while the other is optimized for fine-tuning and glitch-free switching.
REFERENCES:
patent: 4513427 (1985-04-01), Borriello et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5298800 (1994-03-01), Dunlop et al.
patent: 5396028 (1995-03-01), Tomassetti
patent: 5680060 (1997-10-01), Banniza et al.
patent: 5726582 (1998-03-01), Hedberg
patent: 5926031 (1999-07-01), Wallace et al.
patent: 5969658 (1999-10-01), Naylor
patent: 6028484 (2000-02-01), Cole et al.
patent: 6052035 (2000-04-01), Nolan et al.
patent: 6064224 (2000-05-01), Esch et al.
patent: 6266001 (2001-07-01), Fang et al.
patent: 6288564 (2001-09-01), Hedberg
patent: 6291881 (2001-09-01), Yang
patent: 6297759 (2001-10-01), Lewyn
patent: 6330193 (2001-12-01), Yu et al.
patent: 6344765 (2002-02-01), Taguchi
patent: 6411122 (2002-06-01), Mughal et al.
patent: 6418500 (2002-07-01), Gai et al.
patent: 6424170 (2002-07-01), Raman et al.
patent: 6442644 (2002-08-01), Gustavson et al.
patent: 6448813 (2002-09-01), Garlepp et al.
patent: 6462588 (2002-09-01), Garlepp et al.
patent: 6462591 (2002-10-01), Garrett, Jr. et al.
patent: 6467013 (2002-10-01), Nizar
patent: 6495997 (2002-12-01), Hall et al.
patent: 6509756 (2003-01-01), Yu et al.
patent: 6511901 (2003-01-01), Lam et al.
patent: 6525558 (2003-02-01), Kim et al.
patent: 6530062 (2003-03-01), Liaw et al.
patent: 6531784 (2003-03-01), Shim et al.
patent: 6545522 (2003-04-01), Mughal et al.
patent: 6552565 (2003-04-01), Chang et al.
patent: 6573746 (2003-06-01), Kim et al.
patent: 6573747 (2003-06-01), Radhakrishnan
patent: 6597298 (2003-07-01), Kim et al.
patent: 6606004 (2003-08-01), Staszewski et al.
patent: 6608507 (2003-08-01), Garrett, Jr. et al.
patent: 6643787 (2003-11-01), Zerbe et al.
patent: 6661250 (2003-12-01), Kim et al.
patent: 6711073 (2004-03-01), Martin
patent: 6734702 (2004-05-01), Ikeoku et al.
patent: 6762620 (2004-07-01), Jang et al.
patent: 6768352 (2004-07-01), Maher et al.
patent: 6718416 (2004-08-01), Nguyen et al.
patent: 6806728 (2004-10-01), Nguyen et al.
patent: 6940303 (2005-09-01), Vargas
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 2002/0141896 (2002-10-01), Kornazakik et al.
patent: 2004/0124850 (2004-07-01), Koneru
patent: 2005/0041683 (2005-02-01), Kizer
patent: 2005/0057275 (2005-03-01), Nguyen et al.
patent: 2005/0057278 (2005-03-01), Nguyen et al.
U.S. Appl. No. 10/657,605, filed Sep. 08, 2003, Huy M. Nguyen.
Gabara, Thaddeus J. et al. “A 200 MHz 100K ECL Output Buffer for CMOS ASICs.” 1990 IEEE. p. 4, no month.
Gabara, Thaddeus J., “On-Chip Terminating Resistors for High Speed ECL-CMOS Interfaces.” Feb. 1992. IEEE. pp. 292-295.
Knight, Thomas F. Jr., “A Self-Terminating Low-Voltage Swing CMOS Output Driver.” IEEE Journal of Solid-State Circuits, vol. 23, No. 2, Apr. 1988. pp. 457-464.
Gabara, Thaddeus J., “Digitally Adjustable Resistors in CMOS for High-Performance Applications.” IEEE Journal of Solid-State Circuits, vol. 27, No. 8, Aug. 1992. pp. 1176-11.
Babcock, J.A., “Precision Electrical Trimming of Very Low TCR Poly-SiGe Resisitors.” IEEE Electron Device Letters, vol. 21, No. 6, Jun. 2000. pp. 283-285.
Shah, Sunay et al., “A Temperature Independent Trimmable Current Source.” Department of Engineering Science, University of Oxford ISCAS 2002. 4 pages, no month.
Kim, Su-Chul, “Programmable Digital On-Chip Terminator.” ITC-CSCC, 2002. 4 pages, no month.
U.S. Appl. No. 11/018,163, filed Dec. 2004, Huy M. Nguyen.
U.S. Appl. No. 11/176,876, filed Jul. 2005, Huy M. Nguyen.
U.S. Appl. No. 11/100,949, filed Apr. 2005, Huy M. Nguyen.
SLDRAM Inc. Draft/Advance, “400 Mb/s/pin SLDRAM-4M×18 SLDRAM Pipelined, Eight Bank, 2.5V Operation.” Revised Jul. 9, 1998. 69 pages.
Ware, Frederick A., Rambus Advance Information “Direct RAC Data Sheet.” Document DL0064, Version 1.11. Jul. 2000. 66 pages.
“Hastings Rambus Asic Cell Specification Generic Implementations, Revision 0.1 Preliminary.” Modified Jun. 20, 2000. 149 pages.
Khouri, Gaby, “Evaluation of Alcatel Patent Portfolio by Semiconductor Insights.” Nov. 2004. 38pages.
Micron, “Graphics DDR3 DRAM.” Advance, 256Mb: ×32 GDDR2S DRAM, MT44H8M32-2 MEG ×32×4 Banks, Copyright 2003. 67 pages, no month.
Nakase, Yasunobu, “Source-Synchronization and Timing Vernier Techniques for 1.2-GB/s SLDRAM Interface.” IEEE Journal of Solid-State Circuits, vol. 34, No. 4, Apr. 1999. pp. 494-501.
Gillingham, Peter, “SLDRAM Architectural and Functional Overview.” SLDRAM Consortium, Aug. 29, 1997. 14 pages.
Paris, Lluis, et al., “WP 24.3: An 800MB/s 72Mb SLDRAM with Digitally-Calibrated DLL.” 1999 ISSCC Slide Supplement, Session 24. 2 pgs.
“Intel Preliminary, Intel 430TX PCISET: 82439TX System Controller (MTXC).” Feb. 1997. Order No.: 290559-001. 83 pages.
Johnson, Chris, “Graphics DDR3 On-Die Termination and Thermal Considerations.” Micron Designline, vol. 12, Issue 1. Rev. Apr. 1, 2003. 8 pgs.
Johnson, Chris, “The Future of Memory: Graphics DDR3 SDRAM Functionality.” Micron Designline, vol. 11, Issue 4. Copyright 2002. 8 pgs, no month.
Al-Sarawi, Said F. “A Review of 3-D Packaging Technology,” IEEE Transaction on Components, Packaging, and Manufacturing Technology-Part B, vol. 231, No. 1 Feb. 1998. 13 pgs.
Ko, Hyoung-Soo, “Development of 3-Dimensional Memory Die Stack Packages Using Plymer Insulated Sidewall Technique.” 1999 Electronic Components & Tech. Conf. pp. 663-667, no month.
Gadde Vijay
Lau Benedict
Nguyen Huy M.
Behiel Arthur J.
Cho James H.
Rambus Inc.
Silicon Edge Law Group LLD
LandOfFree
Calibration methods and circuits for optimized on-die... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Calibration methods and circuits for optimized on-die..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Calibration methods and circuits for optimized on-die... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3674026