Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2004-06-09
2008-05-13
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S119000, C709S213000
Reexamination Certificate
active
07373458
ABSTRACT:
There is described a cache memory system including a first cache memory and a second cache memory. A first port is arranged to receive a request for a first item and determine whether the first item is in the first cache memory. A second port is arranged to receive a request for a second item and determine whether the second item is in the second cache memory. The system is arranged such that if the second item is determined not to be in the second cache memory, a request for the second item is sent to the first port. There is also described a method of accessing multiple items from a memory which has associated with it a first cache memory having a first port and a second cache memory having a second port.
REFERENCES:
patent: 5924119 (1999-07-01), Sindhu et al.
patent: 6078992 (2000-06-01), Hum
patent: 6792507 (2004-09-01), Chiou et al.
patent: 2002/0069326 (2002-06-01), Richardson et al.
patent: 2002/0188805 (2002-12-01), Kottapalli
patent: 2003/0126365 (2003-07-01), Jamil et al.
patent: 2003/0204676 (2003-10-01), Hotta et al.
Partial European Search Report from European Patent Application 03253710.2, filed Jun. 12, 2003.
McNairy C., et al. “Itanium 2 Processor Microarchitecture” IEEE Micro, IEEE Inc. New York, US, vol. 23, No. 2, Mar. 2003 pp. 44-55, XP001163979 ISSN: 0272-1732.
Juan T. et al. “Data Caches For Superscalar Processors” Proceedings of the 1997 International Conference On Supercomputing. Vienna, Jul. 7-11, 1997, Proceedings Of The International Conference On Supercomputing, New York, ACM, US, vol. CONF. 11, Jul. 7, 1997, pp. 6-67, XP000755241 ISBN: 0-89791-902-5.
Faraboschi P. et al. “LX: A Technology Platform For Customizable VLIW Embedded Processing” Computer Architecture News, Association For Computing Machinery, New York, US, vol. 28, No. 2, May 2000, pp. 203-213, XP000928729 ISSN: 0163-5964.
Farrokh Hashem
Jorgenson Lisa K.
Morris James H.
Sparks Donald
Wolf Greenfield & Sacks P.C.
LandOfFree
Cache memory system with multiple ports cache memories... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache memory system with multiple ports cache memories..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache memory system with multiple ports cache memories... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3983136