Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-05-08
2007-05-08
Elmore, Stephen C. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S169000, C707S793000, C707S793000, C709S205000, C709S212000, C709S213000, C709S230000, C709S232000, C712S225000
Reexamination Certificate
active
10756436
ABSTRACT:
Transferring cache line ownership between processors in a shared memory multi-processor computer system. A request for ownership of a cache line is sent from a requesting processor to a memory unit. The memory unit receives the request and determines which one of a plurality of processors other than the requesting processor has ownership of the requested cache line. The memory sends an ownership recall to that processor. In response to the ownership recall, the other processor sends the requested cache line to the requesting processor, which may send a response to the memory unit to confirm receipt of the requested cache line. The other processor may optionally send a response to the memory unit to confirm that the other processor has sent the requested cache line to the requesting processor. A copy of the data for the requested cache line may, under some circumstances, also be sent to the memory unit by the other processor as part of the response.
REFERENCES:
patent: 6275907 (2001-08-01), Baumgartner et al.
patent: 6374333 (2002-04-01), Arimilli et al.
patent: 6381681 (2002-04-01), McCracken et al.
patent: 6484241 (2002-11-01), Arimilli et al.
patent: 6640289 (2003-10-01), McCrory et al.
patent: 6829683 (2004-12-01), Kuskin
patent: 6868481 (2005-03-01), Gaither et al.
patent: 6981106 (2005-12-01), Bauman et al.
patent: 2003/0056068 (2003-03-01), McAllister et al.
patent: 2004/0024839 (2004-02-01), Okochi et al.
patent: 2005/0033924 (2005-02-01), Glasco
Gostin Gary Belgrave
Greer Christopher Alan
Schroeder Michael Alex
Elmore Stephen C.
Hewlett--Packard Development Company, L.P.
Kim Daniel
LandOfFree
Cache line ownership transfer in multi-processor computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cache line ownership transfer in multi-processor computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cache line ownership transfer in multi-processor computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3741875