Bus width configuration circuit, display device, and method...

Details Bus width configuration circuit, display device, and method... Bus width configuration circuit, display device, and method...

2011-08-02

2011-08-02

Spittle, Matthew D (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S033000, C710S066000

Reexamination Certificate

active

07991938

ABSTRACT:
A display device communicating with a microcontrol unit by data, including: a panel with a plurality of pixels; and a display driver operating to drive the panel, in which the display driver includes: a data bus with a plurality of widths; a register storing an index and parameter input from the microcontrol unit through the data bus; and a bus width control circuit selecting one of the plurality of widths with reference to the index and parameter stored in the register and conducting data communication with the microcontrol unit by means of the selected bus width. An index or parameter is introduced for transferring information to configure a data bus width, so that it is possible to reduce the number of mode set pins for determining the data bus width.

REFERENCES:
patent: 5613078 (1997-03-01), Kishigami
patent: 5764927 (1998-06-01), Murphy et al.
patent: 5911053 (1999-06-01), Pawlowski et al.
patent: 5978870 (1999-11-01), Warren
patent: 6014720 (2000-01-01), Wang et al.
patent: 6047347 (2000-04-01), Hansen et al.
patent: 6748469 (2004-06-01), Caldwell et al.
patent: 7162563 (2007-01-01), Matsui et al.
patent: 7225290 (2007-05-01), Barth et al.
patent: 7234031 (2007-06-01), Yim et al.
patent: 7308514 (2007-12-01), Hewitt et al.
patent: 7363441 (2008-04-01), Yim et al.
patent: 7366816 (2008-04-01), Rai
patent: 7370132 (2008-05-01), Huang et al.
patent: 7426597 (2008-09-01), Tsu et al.
patent: 2004/0137805 (2004-07-01), Mylly et al.
patent: 2005/0248657 (2005-11-01), Hsiao et al.
patent: 2007/0067548 (2007-03-01), Juenger
patent: 2007/0233926 (2007-10-01), Chang
patent: 09-204354 (1997-08-01), None
patent: 10-063617 (1998-03-01), None
patent: 2004-070711 (2004-03-01), None
patent: 2006-148808 (2006-06-01), None
patent: 1020000065377 (2000-11-01), None
patent: 1020030024890 (2003-03-01), None
patent: 1020040110925 (2004-12-01), None
John, Lizy. VaWiRAM: A Variable Width Random Access Memory MOdule. IEEE. 1995.
Ahmadi et al. Multiple-Width Bus Partitioning Approach to Datapath Synthesis. IEEE. 2007.
Intel Corporation. i960 RP Processor: A Single-Chip Intelligent I/O Subsystem. Technical Brief. 1995.
English Abstract Publication No. 2006-148808.
English Abstract Publication No. 1020040110925.

Affiliated with

Also associated with

Rating

Bus width configuration circuit, display device, and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus width configuration circuit, display device, and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus width configuration circuit, display device, and method... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2645137