Bus-to-bus bridge for a multiple bus information handling system

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39518204, G06F 1300

Patent

active

055220509

ABSTRACT:
Hardware logic within a host bridge that connects a system bus to a peripheral bus using PCI bus architecture or a peripheral bus that uses a bus architecture similar to PCI. The hardware optimizes the speed at which data transfers are accomplished between the buses while translating the data transfers between the different architectures of the two buses.

REFERENCES:
patent: 5121396 (1992-06-01), Irvin et al.
patent: 5255374 (1993-10-01), Aldereguia et al.
patent: 5263172 (1993-11-01), Olnowich
patent: 5271020 (1993-12-01), Marisetty
patent: 5280587 (1994-01-01), Shimodaira et al.
patent: 5289584 (1994-02-01), Thome et al.
patent: 5299315 (1994-03-01), Chin et al.
patent: 5315706 (1994-05-01), Thomson et al.
patent: 5379384 (1995-01-01), Solomon

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Bus-to-bus bridge for a multiple bus information handling system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bus-to-bus bridge for a multiple bus information handling system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bus-to-bus bridge for a multiple bus information handling system will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-794678

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.