Boots – shoes – and leggings
Patent
1993-06-07
1996-12-03
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364578, 326 38, G06F 1700
Patent
active
055817386
ABSTRACT:
A method and apparatus for back-annotating timing constraints onto a logical simulation model of a field programmable gate array circuit includes a process and system for creating equations relating to the sequence of nodes between an input and output or clock input in the logical circuit and equating this to the external timing characteristics of the FPGA circuit. This linear system of equations can then be solved to obtain the individual timing constraints for each node of the circuit within the simulation model.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5095454 (1992-03-01), Huang
patent: 5210700 (1993-05-01), Tom
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5258932 (1993-11-01), Matsuzaki
patent: 5278769 (1994-01-01), Bair et al.
patent: 5302865 (1994-04-01), Steele et al.
patent: 5369604 (1994-11-01), Ravindranath et al.
patent: 5383167 (1995-01-01), Weil
Cherry, "Pearl: A CMOS Timing Analyzer", IEEE, 1988 Mar., pp. 148-153.
Press, William H. et al. Numerical Recipes in C "Solution of Linear Algebracia Equations", 1988, pp. 28-46 (Month is not available).
Anderson Gregg I.
Murabito Anthony C.
Nguyen Tan
Teska Kevin J.
Xilinx , Inc.
LandOfFree
Method and apparatus for back-annotating timing constraints into does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for back-annotating timing constraints into, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for back-annotating timing constraints into will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-794679