Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-06-28
2002-05-21
Chaudhari, Chandra (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S244000
Reexamination Certificate
active
06391703
ABSTRACT:
FIELD OF THE INVENTION
The field of the invention is that of logic circuits with embedded DRAM arrays.
BACKGROUND OF THE INVENTION
In the currently active field of integrated circuits having DRAM arrays embedded in a chip that is primarily logic, the art has tried many approaches to reconcile the different process steps for the logic transistors and processes and the DRAM transistors and processes.
Both logic and DRAM have been refined over several generations, with the result that the process steps for the two types of circuits have diverged. Executing all the steps of the two processes in parallel would preserve the refinements of both approaches, but at commercially impractical cost. In the field of embedded DRAMS the current challenge is to devise an integrated process that will lower costs, while still preserving the advantages of logic and DRAM circuits to the maximum extent possible.
SUMMARY OF THE INVENTION
The invention relates to an embedded DRAM process that provides logic transistors with source/drain regions isolated from the substrate for reduced capacitance and simultaneously uses steps in that process to provide a buried strap in the memory array to connect the capacitors in the memory cells with their pass transistors.
REFERENCES:
patent: 5981332 (1999-11-01), Mandelman et al.
patent: 6008104 (1999-12-01), Schrems
patent: 6063657 (2000-05-01), Bronner et al.
patent: 6200873 (2001-03-01), Schrems et al.
patent: 6294423 (2001-09-01), Malik et al.
Lam Chung H.
Mih Rebecca D.
Rovedo Nivo
Chaudhari Chandra
Petraske Eric W.
LandOfFree
Buried strap for DRAM using junction isolation technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buried strap for DRAM using junction isolation technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buried strap for DRAM using junction isolation technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2858053