Buffer for a split cache line access

Details Buffer for a split cache line access Buffer for a split cache line access

2005-03-01

2005-03-01

Le, Vu A. (Department: 2824)

Static information storage and retrieval

Read/write circuit

Having particular data buffer or latch

C365S049130, C365S233100

Reexamination Certificate

active

06862225

ABSTRACT:
A novel buffer design including a differential driver circuit provides an improved overall performance to a microprocessor by reducing the number of cycles required by the microprocessor to access data from a cache memory during a split cache line access. In one embodiment of the present invention, when a request to access data from a cache memory comes from a microprocessor, during a first cycle, a first sense amplifier coupled to the cache memory senses a first cache line from the cache memory. Then a first input driver circuit coupled to the first sense amplifier receives the sensed first cache line and stores the first cache line in a split buffer. Then the first sense amplifier senses a second cache line from the cache memory. Then a second sense amplifier coupled to the split buffer senses the stored first cache line from the split buffer. During a second cycle, a control logic circuit coupled to the first and second sense amplifiers, compares the sensed first cache line and the second cache line and sends a command signal to the first and second input driver circuits to substantially simultaneously output the first and second cache lines to a cache output bus circuit.

REFERENCES:
patent: 4853846 (1989-08-01), Johnson et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5113510 (1992-05-01), Hillis
patent: 5228135 (1993-07-01), Ikumi
patent: 5247649 (1993-09-01), Bandoh
patent: 5299147 (1994-03-01), Holst
patent: 5414824 (1995-05-01), Grochowski
patent: 5426783 (1995-06-01), Norrie et al.
patent: 5502683 (1996-03-01), Marchioro
patent: 5706491 (1998-01-01), McMahan
patent: 6760833 (2004-07-01), Dowling

Affiliated with

Also associated with

Rating

Buffer for a split cache line access does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Buffer for a split cache line access, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer for a split cache line access will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3426957