Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1982-03-03
1984-07-03
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365233, G11C 1300
Patent
active
044583370
ABSTRACT:
A buffer circuit comprises a flip-flop which is receives an external input via a first input circuit and a reference voltage via a second input circuit. Internal complementary outputs are then produced via an output circuit. The flip-flop cooperates with at least one level setting device by way of a second input circuit. The level setting device functions to produce a voltage level to deactivate the second input circuit during activation of the flip-flop.
REFERENCES:
patent: 4038567 (1977-07-01), Lewis et al.
patent: 4053873 (1977-10-01), Freeman et al.
Enomoto Seiji
Kabashima Katsuhiko
Mezawa Tsutomu
Nozaki Shigeki
Takemae Yoshihiro
Fears Terrell W.
Fujitsu Limited
LandOfFree
Buffer circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Buffer circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Buffer circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1633914