Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1998-05-29
2000-07-04
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257778, 257758, H01L 23535
Patent
active
060843063
ABSTRACT:
An integrated circuit package (30) having first and second layers (76, 78), a plurality of routing pads (82) being integral with the first layer (76), a plurality of upper and lower conduits (18, 118), respectively, disposed on the upper and lower surfaces (92, 94) of the first layer (76), at least one of the upper conduits (18) electrically connected to at least one of the lower conduits (118), a plurality of pads (100) disposed on the second layer (78), vias (84) that electrically connect the pads (100) to the lower conduits (118) and a chip (50) adhered to the second layer (78) having bonding pads (120) at least one of which is electrically connected to at least one of the routing pads (82), is disclosed.
REFERENCES:
patent: 3179913 (1965-04-01), Mittler et al.
patent: 3370203 (1968-02-01), Kravitz et al.
patent: 3459998 (1969-08-01), Focarile
patent: 3904934 (1975-09-01), Martin
patent: 4288841 (1981-09-01), Gogal
patent: 4502098 (1985-02-01), Brown et al.
patent: 4574331 (1986-03-01), Smolley
patent: 4646128 (1987-02-01), Carson et al.
patent: 4721995 (1988-01-01), Tanizawa
patent: 4727410 (1988-02-01), Higgins, III
patent: 4823233 (1989-04-01), Brown et al.
patent: 4833568 (1989-05-01), Berhold
patent: 4862249 (1989-08-01), Carlson
patent: 4868712 (1989-09-01), Woodman
patent: 4953005 (1990-08-01), Carlson et al.
patent: 5016138 (1991-05-01), Woodman
patent: 5019945 (1991-05-01), Smolley
patent: 5336928 (1994-08-01), Neugebauer et al.
patent: 5523622 (1996-06-01), Harada et al.
patent: 5798567 (1998-08-01), Kelly et al.
Eng Kian Teng
Yang Ji Cheng
Yew Chee Kiang
Brady III Wade James
Hardy David
Telecky Jr. Frederick J.
Texas Instruments Incorporated
Valetti Mark A.
LandOfFree
Bridging method of interconnects for integrated circuit packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bridging method of interconnects for integrated circuit packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bridging method of interconnects for integrated circuit packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1489099