Bitline precharge halt access mode for low power operation of a

Details Bitline precharge halt access mode for low power operation of a Bitline precharge halt access mode for low power operation of a

1996-08-08

1998-12-08

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Precharge

365233, G11C 700

Patent

active

058480153

ABSTRACT:
A precharge halt access mode system reduces the power consumed during sequential accesses of the memory cells within a memory block. During sequential accesses to the memory cells within a row of the memory block in a synchronous system, the bitlines within the memory are only precharged after the memory access to the last memory cell within the row is complete. After accesses to the other memory cells within the row, the precharging operation of the bitlines within the memory block is halted by a halt precharge logic circuit. Once the memory access to the last column within the memory block is detected the precharging of the bitlines is performed. During sequential accesses to the memory cells within a row in an asynchronous system, the bitlines within the memory block are only precharged during an access to the first memory cell within a row. A wordline disabling circuit will disable a wordline signal after an access to the first memory cell is complete. Each column includes a column gate which controls the accesses to each column and the activated memory cell. During a read operation, when a column gate is closed, the data on the bitlines of that column is coupled to inputs of a sense amplifier circuit. The sense amplifier circuit detects the sense of the data and generates an appropriate output. After each memory access operation to the memory block, the inputs to the sense amplifier are precharged. If a precharge halt access mode control signal is disabled the bitlines within a memory block are precharged after each memory access to the memory block.

REFERENCES:
patent: 5280449 (1994-01-01), Oldham
patent: 5404325 (1995-04-01), Shibata
patent: 5473576 (1995-12-01), Matsui
patent: 5631872 (1997-05-01), Naritake et al.
patent: 5699309 (1997-12-01), Cronin, III et al.
T. Shiraishi, K.Kawamoto, K. Ishikawa, H. Sato, F. Asai, E. Teroka, T. Kengaku, H. Takata, T. Tokuda, K. Nishida, and K. Saitoh, A 1.8 V 36mW DSP for the Half-Rate Speech CODEC, IEEE Custom Integrated Circuit Conf. 1996, pp. 371-374.
A. Chandrakasan, A. Burstein and R. Brodersen, A Low Power Chipset For A Portable Multimedia I/O Terminal, IEEE Journal of Solid State Circuits, vol. 29, No. 12, Dec. 1994, pp. 1415-1428.

Affiliated with

Also associated with

Rating

Bitline precharge halt access mode for low power operation of a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bitline precharge halt access mode for low power operation of a , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bitline precharge halt access mode for low power operation of a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-185372