Bit line precharging and equilibrating circuit

Details Bit line precharging and equilibrating circuit Bit line precharging and equilibrating circuit

1982-03-03

1985-01-15

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Precharge

365190, G11C 700

Patent

active

044942214

ABSTRACT:
A circuit is described for precharging and equilibrating the bit lines in a semiconductor memory. The circuit includes a pair of precharging transistors, each coupled between its own bit line and a common node, and each adapted to receive a precharging pulse at its gate. A transistor circuit is coupled to the common node to establish thereat a variable operating potential such that when the precharging pulse occurs, one of the precharging transistors conducts to raise its bit line to a precharge potential while simultaneously reducing the operating potential at the common node. The lower voltage at the common node permits the other precharging transistor to conduct so that its bit line is precharged and both bit lines are equilibrated through the conducting transistors.

REFERENCES:
patent: 3953839 (1976-04-01), Dennison et al.
patent: 4355377 (1982-10-01), Sud et al.
patent: 4379344 (1983-04-01), Ozawa et al.

Affiliated with

Also associated with

Rating

Bit line precharging and equilibrating circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit line precharging and equilibrating circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit line precharging and equilibrating circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1485474