Bit-line droop reduction

Details Bit-line droop reduction Bit-line droop reduction

2005-06-14

2005-06-14

Mai, Son (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S210130

Reexamination Certificate

active

06906973

ABSTRACT:
Some embodiments provide pre-charge of a bit-line coupled to a memory cell to a reference voltage using a pre-charge device, discharge of the bit-line based on a value stored by the memory cell, injection during the discharge, of a first current into the bit-line using the pre-charge device, and injection, during the discharge, of a second current into a reference bit-line using a second pre-charge device. Also during the discharge, a difference is sensed between a voltage on the bit-line and a voltage on the reference bit-line.

REFERENCES:
patent: 5153853 (1992-10-01), Eby et al.
patent: 6370060 (2002-04-01), Takata et al.

Affiliated with

Also associated with

Rating

Bit-line droop reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bit-line droop reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit-line droop reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3471556