Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1997-09-24
1999-03-23
Nelms, David
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
36518902, 36523002, G11C 1604, G11C 800
Patent
active
058869301
ABSTRACT:
A storage apparatus including a memory; a first buffer into which data words are read from said memory; and a word selector receiving on a first input data words from the buffer and on a second input data words from another source, and producing on an output for storage back into the memory data words that are selected from the first and second inputs to the word selector.
REFERENCES:
patent: 5396464 (1995-03-01), Slemmer
patent: 5555391 (1996-09-01), De Subijana et al.
Bermingham Michael
Maclellan Christopher S.
Walton John K.
EMC Corporation
Nelms David
Phan Trong
LandOfFree
Bit interleaving in a memory which uses multi-bit DRAMs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bit interleaving in a memory which uses multi-bit DRAMs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bit interleaving in a memory which uses multi-bit DRAMs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2132877