Static information storage and retrieval – Read/write circuit – Testing
Patent
1995-03-03
1996-07-09
Zarabian, A.
Static information storage and retrieval
Read/write circuit
Testing
371 211, G11C 700
Patent
active
055351646
ABSTRACT:
The present invention, provides a single BIST which can test various memories of different sizes, types and characteristics by using a state machine to select and generate all patterns required for testing all of the memories on the chip, and impressing all of the data, including expected data, and address information on all of the memories simultaneously. The BIST also generates unique (separate) control signals for the various memories and impresses these control signals on the various memories. The BIST selectively asserts the various control signals so as to apply (write) the data and to read and capture (load result) failure information only to/from those memories whose unique controls are asserted. Selective assertion of a memory's write enable signal prevents multiple writes to a location which can potentially mask cell write and leakage defects while selective assertion of a memory's load result signal is performed only when valid memory output data is expected so as not to capture false error information. The control signals instruct those memories that do not use a particular sequence of inputs or any portion of a given sequence of inputs to "ignore" such signals, thereby generating the necessary signals to form the test patterns for each and every memory, the data and address information for those patterns, the control signals to write and read each memory, and capture error information for that particular memory. Hence, a single BIST can be used to test a multiplicity of memories of different sizes and different types.
REFERENCES:
patent: 5051997 (1991-09-01), Sakashita et al.
patent: 5138619 (1992-08-01), Fasang et al.
patent: 5173906 (1992-12-01), Dreibelbis et al.
patent: 5301156 (1994-04-01), Talley
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5349587 (1994-09-01), Nadeau-Dostie et al.
patent: 5351213 (1994-09-01), Nakashima
patent: 5388104 (1995-02-01), Shirotori et al.
Adams Robert D.
Connor John
Koch Garrett S.
Rapoport Stuart D.
Ternullo, Jr. Luigi
International Business Machines - Corporation
Zarabian A.
LandOfFree
BIST tester for multiple memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with BIST tester for multiple memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and BIST tester for multiple memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1873465