Bimodal refresh circuit and method for using same to reduce stan

Details Bimodal refresh circuit and method for using same to reduce stan Bimodal refresh circuit and method for using same to reduce stan

1996-02-14

1997-07-01

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Data refresh

365236, 36523002, G11C 700

Patent

active

056445458

ABSTRACT:
A method and apparatus for compensating for weak elements of a dynamic memory circuit on an integrated circuit chip is disclosed. The method includes identifying weak elements in the memory circuit. The elements may be identified by a known test program, and may be bits, blocks, or other portion of a dynamic memory circuit. The locations of the identified weak elements are programmed into a programmable memory, and the programmed information in the programmable memory is used to refresh the identified weak elements at a different rate from the refresh rate of other bits. This allows an extended or longer refresh interval to be used for the strong elements, while providing adequate refresh for the weak elements, thereby reducing the refresh interval required for the overall memory circuit from the refresh interval which normally would have been used.

REFERENCES:
patent: 5283885 (1994-02-01), Hollerbauer
patent: 5329490 (1994-07-01), Murotani
patent: 5469559 (1995-11-01), Parks et al.

Affiliated with

Also associated with

Rating

Bimodal refresh circuit and method for using same to reduce stan does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bimodal refresh circuit and method for using same to reduce stan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bimodal refresh circuit and method for using same to reduce stan will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-603135