Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2010-10-08
2011-10-11
Nguyen, Thinh (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S643000, C438S653000, C257S751000, C257SE21584
Reexamination Certificate
active
08034710
ABSTRACT:
The invention provides semiconductor interconnect structures that have improved reliability and technology extendibility. In the present invention, a second metallic capping layer is located on a surface of a first metallic cap layer which is, in turn, located on a surface of the conductive feature embedded within a first dielectric material. Both the first and second metallic capping layers are located beneath an opening, e.g., a via opening, the is present within an overlying second dielectric material. The second metallic capping layer protects the first dielectric capping layer from being removed (either completely or partially) during subsequent processing steps. Interconnect structures including via gouging features as well as non-via gouging features are disclosed. The present invention provides methods of fabricating such semiconductor interconnect structures.
REFERENCES:
patent: 5098860 (1992-03-01), Chakravorty et al.
patent: 5585673 (1996-12-01), Joshi et al.
patent: 5695810 (1997-12-01), Dubin et al.
patent: 5930669 (1999-07-01), Uzoh
patent: 5933753 (1999-08-01), Simon et al.
patent: 6323554 (2001-11-01), Joshi et al.
patent: 6342733 (2002-01-01), Hu et al.
patent: 6383920 (2002-05-01), Wang et al.
patent: 6429519 (2002-08-01), Uzoh
patent: 6436814 (2002-08-01), Horak et al.
patent: 6528409 (2003-03-01), Lopatin et al.
patent: 6706625 (2004-03-01), Sudijono et al.
patent: 6893959 (2005-05-01), Barth
patent: 6943096 (2005-09-01), Wang et al.
patent: 2004/0113279 (2004-06-01), Chen et al.
patent: 2005/0001325 (2005-01-01), Andricacos et al.
patent: 2005/0112864 (2005-05-01), Clevenger et al.
patent: 2005/0112957 (2005-05-01), Yang et al.
patent: 2006/0121733 (2006-06-01), Kilpela et al.
patent: 2006/0163739 (2006-07-01), Komai et al.
patent: 2006/0216929 (2006-09-01), Park et al.
patent: 2006/0237853 (2006-10-01), Nogami
Nitta Satya V.
Yang Chih-Chao
International Business Machines - Corporation
Nguyen Thinh
Percello, Esq. Louis J.
Scully , Scott, Murphy & Presser, P.C.
LandOfFree
Bilayer metal capping layer for interconnect applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bilayer metal capping layer for interconnect applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bilayer metal capping layer for interconnect applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4272544