Biasing structure for accessing semiconductor memory cell...

Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189050, C365S049130

Reexamination Certificate

active

11063651

ABSTRACT:
A biasing structure for a memory cell storage element, for setting an operating voltage at an accession electrode of the memory cell storage element. The biasing structure includes a biasing transistor coupled to the accession electrode and adapted to set the operating voltage based on a biasing voltage received at a control electrode of the biasing transistor, and a biasing voltage generator for generating the biasing voltage. The biasing voltage generator includes a feedback voltage regulation structure adapted track changes in a threshold voltage of the biasing transistor, so as to keep the operating voltage at the accession electrode of the memory cell storage element substantially stable against operating condition changes.

REFERENCES:
patent: 5561621 (1996-10-01), Devin et al.
patent: 5729162 (1998-03-01), Rouy
patent: 6002276 (1999-12-01), Wu
patent: 6031780 (2000-02-01), Abe
patent: 6198670 (2001-03-01), Marr
patent: 6420932 (2002-07-01), Casper
patent: 6560152 (2003-05-01), Cernea
patent: 6721211 (2004-04-01), Lee et al.
patent: 0 464 926 (1992-01-01), None
patent: 1 058 270 (2000-12-01), None
European Search Report for EP 04 29 0446 dated Sep. 14, 2004.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Biasing structure for accessing semiconductor memory cell... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Biasing structure for accessing semiconductor memory cell..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Biasing structure for accessing semiconductor memory cell... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3947917

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.