Bias and precharging circuit for use in reading EPROM cells

Details Bias and precharging circuit for use in reading EPROM cells Bias and precharging circuit for use in reading EPROM cells

1991-10-08

1993-07-06

Sniezek, Andrew L.

Static information storage and retrieval

Read/write circuit

Precharge

36518909, 365210, G11C 700

Patent

active

052260135

ABSTRACT:
The bias and precharging circuit comprises a bias part and a precharging part of the bit line together with a sensing amplifier operating by comparison of the voltage of the bit line and a dummy bit line. The precharging part includes components which turn off the bias and precharging parts as soon as the sensing amplifier has read the cell subjected to precharging. The bias part includes components for amplifying the voltage unbalance produced by bias between the bit line and the dummy bit line. It provides a current-mirror to cause said voltage unbalance independently of the precharging part.

REFERENCES:
patent: 4289982 (1981-09-01), Smith
patent: 4713797 (1987-12-01), Morton et al.

Affiliated with

Also associated with

Rating

Bias and precharging circuit for use in reading EPROM cells does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Bias and precharging circuit for use in reading EPROM cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bias and precharging circuit for use in reading EPROM cells will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1695138