Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – Insulative material deposited upon semiconductive substrate
Reexamination Certificate
2007-02-20
2007-02-20
Everhart, Caridad (Department: 2891)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
Insulative material deposited upon semiconductive substrate
C257SE21584, C438S643000
Reexamination Certificate
active
10955519
ABSTRACT:
A barrier layer and a fabrication thereof are disclosed. The barrier layer comprises at least one barrier material selected from the group consisting of Ta, W, Ti, Ru, Zr, Hf, V, Nb, Cr and Mo and at least one component of oxygen, nitrogen or carbon. A ratio of the component to the barrier material is not less than about 0.45. The fabrication method of the barrier layer applies a working pressure for forming the barrier layer from about 0.5 mTorr to about 200 mTorr substantially without forming crystalline material therein.
REFERENCES:
patent: 5919531 (1999-07-01), Arkles et al.
patent: 6269144 (2001-07-01), Dube et al.
patent: 6402907 (2002-06-01), Rich
patent: 6498091 (2002-12-01), Chen et al.
patent: 6787481 (2004-09-01), Asai et al.
patent: 2001/0055875 (2001-12-01), Sandhu et al.
patent: 2003/0042133 (2003-03-01), Lee et al.
patent: 2003/0190813 (2003-10-01), Huang et al.
patent: 2004/0129671 (2004-07-01), Ji et al.
Hsieh Ching-Hua
Huang Cheng-Lin
Shue Shau-Lin
Duane Morris LLP
Everhart Caridad
Taiwan Semiconductor Manufacturing Company
LandOfFree
Barrier layer and fabrication method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Barrier layer and fabrication method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Barrier layer and fabrication method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3863154