Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-11-14
2006-11-14
Kerveros, James C (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07137053
ABSTRACT:
An integrated circuit, including a configurable scan architecture used for an integrated circuit test procedure and quality control. The configurable scan chain architecture has the capability of being reconfigured to one of a variety scan chain architectures based on the constraints of the integrated circuit and the testing device. The present invention minimizes the integrated circuit test time by reconfiguring the scan architecture depending on certain constraints such as the latching frequency, the predetermined I/O frequency, the number of available integrated circuit I/O pins, the number of pins required for a proposed scan architecture, and the number of available pins on the testing device. The configurable scan architecture receives configuration signals which indicate which scan chain architecture should be configured on the integrated circuit that is being tested.
REFERENCES:
patent: 5623503 (1997-04-01), Rutkowski
patent: 5812561 (1998-09-01), Giles et al.
patent: 6370664 (2002-04-01), Bhawmik
patent: 6591388 (2003-07-01), Vonreyn
Armstrong David H.
Khoche Ajay
Rivoir Jochen
Kerveros James C
Verigg IPco
LandOfFree
Bandwidth matching for scan architectures in an integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Bandwidth matching for scan architectures in an integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Bandwidth matching for scan architectures in an integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3702682