Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-03-06
2010-12-07
Monbleau, Davienne (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S258000, C438S690000, C438S706000, C257SE29014
Reexamination Certificate
active
07846800
ABSTRACT:
A circuit having a circuit control terminal, a primary circuit and a protection circuit is provided. The primary circuit includes a primary control terminal and a primary gate oxide of a thickness T1. The primary control terminal is coupled to the circuit control terminal. The protection circuit having a protection control terminal is coupled to the primary circuit. The protection circuit includes a protection gate oxide of a second thickness T2which is less than T1. The protection gate oxide reduces plasma induced damage in the primary circuit.
REFERENCES:
patent: 5650745 (1997-07-01), Merrill et al.
patent: 5760445 (1998-06-01), Diaz
patent: 5982162 (1999-11-01), Yamauchi
patent: 5994742 (1999-11-01), Krishnan et al.
patent: 6013927 (2000-01-01), Bothra et al.
patent: 6060347 (2000-05-01), Wang
patent: 6235642 (2001-05-01), Lee et al.
patent: 6297530 (2001-10-01), Akatsu et al.
patent: 6309979 (2001-10-01), Patrick et al.
patent: 6448599 (2002-09-01), Wang
patent: 6479337 (2002-11-01), Shin
patent: 6624480 (2003-09-01), Lin et al.
patent: 7116606 (2006-10-01), Chou et al.
patent: 2003/0109131 (2003-06-01), Ma
Pei-Jer Tzeng et al., Plasma Charging Damage on MOS Devices with Gate Insulator of High-Dielectric Constant Material, IEEE Electron Device Letters, Nov. 2001, pp. 527-529, vol. 22, Issue 11.
Lee Jae Gon
Quek Elgin
Tan Chung Foong
Teo Lee Wee
Yin Chunshan
Chartered Semiconductor Manufacturing Ltd.
Horizon IP Pte Ltd
Monbleau Davienne
Rodela Eduardo A
LandOfFree
Avoiding plasma charging in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Avoiding plasma charging in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Avoiding plasma charging in integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4177417