Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Patent
1997-08-19
1999-08-17
Tu, Trinh L.
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
714741, 395555, 395559, G01R 3128
Patent
active
059387858
ABSTRACT:
A method and computer system for automatically determining test patterns for a netlist having multiple clocks and sequential circuits. The invention utilizes a static model of a sequential circuit and models the sequential circuit having multiple clock signals (e.g., one model is used for all multiple clock signals). The multiple clock signals include primary clock input signals and internal clock signals. The clock signals can be gated or dual edge. The invention makes use of the "iterative array representation of sequential circuits" (IAR) model for automatic test pattern generation (ATPG) but utilizes a static sequential circuit model. The invention receives user defined input clock signal waveforms and determines a cycle of clocks based thereon that statically represents all waveforms over time. The cycle of clocks is divided into frames where each frame contains stable clock values. The stable clock values are used to determine the values of each signal that clocks a sequential circuit of the netlist for each frame. This information is then used to determine which sequential circuits are active and which are not active for any given frame. The IAR model is then given the active/inactive information and the ATPG process uses this information to prune efficiency in the search space and search time for finding test patterns that can distinguish a particular fault. Unlike conventional ATPG processes, test pattern determination efficiency is gained in the present invention by having, in advance, the input clock signals given by the user.
REFERENCES:
patent: 5377197 (1994-12-01), Patel et al.
patent: 5528604 (1996-06-01), El-Maleh et al.
patent: 5583787 (1996-12-01), Underwood et al.
patent: 5781718 (1998-07-01), Nguyen
Tu Trinh L.
VLSI Technology Inc.
LandOfFree
Automatically determining test patterns for a netlist having mul does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatically determining test patterns for a netlist having mul, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatically determining test patterns for a netlist having mul will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-311224