Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-02-01
2005-02-01
Torres, Joseph D. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C326S016000
Reexamination Certificate
active
06851080
ABSTRACT:
An automatic scan test enable signal assertion system and method responds to transitions in signals communicated via selected pins that are not dedicated solely to testing operations. Pins are utilized to communicate a trigger signal and a stage progression signal. The trigger signal provides an indication to initiate a scan test enable signal assertion or deassertion and the stage progression signal controls the progress of the scan test enable activation or deactivation initiation. A scan test enable trigger sensing component provides an assertion or deassertion notification when logical values of a trigger signal captured during multiple stages provide an indication to begin a scan test enable signal assertion or deassertion. A staging component advances the logical values through stages in accordance with a progression signal and issues an asserted or deasserted scan test enable signal based upon the assertion or deassertion notification from the scan test enable trigger sensing component.
REFERENCES:
patent: 4491935 (1985-01-01), Ozawa et al.
patent: 5130645 (1992-07-01), Levy
patent: 5167020 (1992-11-01), Kahn et al.
patent: 5180937 (1993-01-01), Laird et al.
patent: 5299203 (1994-03-01), Steele
patent: 5347520 (1994-09-01), Simpson et al.
patent: 5357572 (1994-10-01), Bianco et al.
patent: 5461332 (1995-10-01), Mirov et al.
patent: 5479127 (1995-12-01), Bui
patent: 5596537 (1997-01-01), Sukegawa et al.
patent: 5726999 (1998-03-01), Bradford et al.
patent: 5768289 (1998-06-01), James
patent: 5774474 (1998-06-01), Narayanan et al.
patent: 5831993 (1998-11-01), Graef
patent: 5881218 (1999-03-01), Sanghani et al.
patent: 5889788 (1999-03-01), Pressly et al.
patent: 5951703 (1999-09-01), Sprouse et al.
patent: 6023778 (2000-02-01), Li
patent: 6114892 (2000-09-01), Jin
patent: 6418545 (2002-07-01), Adusumilli
patent: 6427222 (2002-07-01), Shau
Traber Richard L.
Yang Li-Jau
3Com Corporation
Torres Joseph D.
LandOfFree
Automatic activation of ASIC test mode does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automatic activation of ASIC test mode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automatic activation of ASIC test mode will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3489944