Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-05
2006-12-05
Do, Thuan (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C703S022000
Reexamination Certificate
active
07146581
ABSTRACT:
A hardware-software system design optimization tool is described. The tool allows a designer to optimize the system performance by allowing him to select software components of the system and move them to a hardware representation. The software components are selected by using a performance profile of the system, which comprises time data related to execution of the software components, memory and bus transactions. In another aspect, the tool automatically collects the performance data and generates the performance profile. In another aspect, performance data is collected by modeling the execution of the hardware-software system. In another aspect, hardware-software system is modeled again after selected software components are moved to a hardware representation to inquire whether the move improved overall system performance.
REFERENCES:
patent: 5493672 (1996-02-01), Lau et al.
patent: 5598344 (1997-01-01), Dangelo et al.
patent: 5768567 (1998-06-01), Klein et al.
patent: 5771370 (1998-06-01), Klein
patent: 5815206 (1998-09-01), Malladi et al.
patent: 5838948 (1998-11-01), Bunza
patent: 5841967 (1998-11-01), Sample et al.
patent: 5870588 (1999-02-01), Rompaey et al.
patent: 5937184 (1999-08-01), Rao
patent: 6006022 (1999-12-01), Rhim et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6035123 (2000-03-01), Razdan et al.
patent: 6112023 (2000-08-01), Dave et al.
patent: 6188975 (2001-02-01), Gay
patent: 6212489 (2001-04-01), Klein et al.
patent: 6230303 (2001-05-01), Dave
patent: 6272451 (2001-08-01), Mason et al.
patent: 6289488 (2001-09-01), Dave et al.
patent: 6356862 (2002-03-01), Bailey
patent: 6389379 (2002-05-01), Lin et al.
patent: 6415384 (2002-07-01), Dave
patent: 6550042 (2003-04-01), Dave
patent: 6584436 (2003-06-01), Hellestrand et al.
patent: 6622287 (2003-09-01), Henkel
patent: 2001/0011210 (2001-08-01), Bailey
Carreras et al., “A co-design Methodology Based on Formal Specification and High Level Estimation”, IEEE 1996, pp. 28-35.
Harkin et al., “Accelerating Embedded Applications using Dynamically Reconfigurable Hardware and Evolutionary Algorithms”, 2000 IEEE, pp. 321-322.
Nascimento et al., “A Repartitioning and HW/SW Partitioning Algorithm of the Automatic Design Space Exploration In the Co-Synthesis of Embedded Systems”, IEEE Jun. 2001, pp. 85-90.
Stoy et al., “An Integrated Modelling Technique for Hardware/Software Systems”, 1994 IEEE International Symposium, vol. 1, pp. 399-402.
Stoy et al., Repartitioning for Hardware/Software Co-Synthesis, IEEE 1997, pp. 170-175.
Toporkov, “Performance-Complexity Analysis in Hardware-Software Codesign for Real-Time Systems”, 1995 IEEE, pp. 340-345.
Do Thuan
Klarquist & Sparkman, LLP
Levin Naum B.
LandOfFree
Automated repartitioning of hardware and software components... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Automated repartitioning of hardware and software components..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Automated repartitioning of hardware and software components... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3694160