Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2003-12-29
2008-09-16
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S320000, C713S322000
Reexamination Certificate
active
07426650
ABSTRACT:
The invention concerns an asynchronous wrapper for a globally asynchronous, locally synchronous circuit. The asynchronous wrapper operates with a request signal-driven clock control, supplemented by a local clock unit in the absence of request signals. It has at least one input unit which is adapted to receive a request signal from outside and to indicate to the outside the reception of the request signal by the delivery of an associated acknowledgement signal, and a pausable clock unit which is adapted to repeatedly produce a first clock signal and to deliver it to an internally synchronous circuit block associated with the asynchronous wrapper. The input unit is adapted to produce, if a request signal is applied, a second clock signal which is in a defined time relationship with the request signal and to deliver it to the internally synchronous circuit block. There is further provided a time-out unit which is connected to the input unit and which is adapted to start the delivery of the first clock signal when external request signals are absent over a given period of time.
REFERENCES:
patent: 6295300 (2001-09-01), Oyama
patent: 6513128 (2003-01-01), Wang et al.
patent: 6850092 (2005-02-01), Chelcea et al.
patent: 6850754 (2005-02-01), Nakano
patent: 6986074 (2006-01-01), Alia et al.
patent: 7093152 (2006-08-01), Shikata et al.
patent: 2005/0141257 (2005-06-01), Kessels et al.
IEEE Std. 802.11a-1999 (supplement to IEEE Std 802.11-1999);Part 11: Wireless LAN Medium Access Control(MAC)and Physical Layer(PHY)Specification; High-speed Physical Layer in the 5 GHz Band.
2002 IEEE; Simon Moore et al., Computer Laboratory, Univ. of Cambridge, UK, Simon.Moore@cl.cam.ac.uk;Point to Point GALS Interconnect.
Ran Ginosar et al, VLSI Systems Research Center, Technion—Israel Inst. of Technology, Haifa 32000, Israel;Adaptive Synchronization.
The Association for Computing Machinery, 1515 Broadway, New York, NY 10036;Proceedings of the 38th Design Automation Conference.
Eckhard Grass et al, University of Oulu; IEEE Personal Communications, Dec. 2001,On the Single-Chip Implementation of a Hiperlan/2 and IEEE 802.11 a Capable Modem.
Daniel M. Chapiro, Department of Computer Science, Stanford Univ., Stanford, CA 94305, Oct. 1984, UB/TIP Hannover, Report No. STAN-CS-84-1026;Globally-Asynchronous Locally-Synchronous Systems.
Tormod Njolstad et al., IEEE 2001,A Socket Interface for GALS Using Locally Dynamic Voltage Scaling for Rate-Adaptive Energy Saving, Norwegian Univ. of Science and Technology (NTNU), Norway.
Schengxian Zhuang et al., IEEE 2002,Asynchronous Data Communication with Low Power for GALS Systems, Electronics Systems, Dept. of Electrical Engineering, Linkoping, Sweden.
Jens Muttersbach,Globally-Asynchronous Locally-Synchronous Architecture for VLSI Systems, (A dissertation submitted to the Swiss Federal Institute of Technology, Zurich, Diss. ETH No. 14155).
Kenneth Y. Yun,Pausible Clocking: A First Step Toward Heterogeneous Systems, Dept. of Electrical and Computer Engineering University of California, San Diego.
S.W. Moore et al., IEEE 2000,Self Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems, University of Cambridge, Cambridge, United Kingdom.
Jens Muttersbach et al., IEEE 2000,Practical Design of Globally-Asynchronous Locally-Synchronous Systems, Integrated Systems Laboratory, Swiss Federal Institute of Technolgoy Zurich, Switzerland.
David S. Bormann, et al., IEEE 1997,Asynchronous Wrapper for Heterogeneous Systems, Department of Electricial and Electronics Engineering Imperial College of Science, Technology and Medicine, United Kingdom.
Grass Eckhard
Krstic Milos
Bae Ji H
IHP GmbH-Innovayions for High Performance Microelectronics/Insti
Lee Thomas
Ware Fressola Van Der Sluys & Adolphson LLP
LandOfFree
Asynchronous wrapper for a globally asynchronous, locally... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asynchronous wrapper for a globally asynchronous, locally..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous wrapper for a globally asynchronous, locally... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3983204