Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-07-12
2005-07-12
Smoot, Stephen W. (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S290000, C438S302000, C438S306000, C438S525000, C438S527000
Reexamination Certificate
active
06916716
ABSTRACT:
Various methods of fabricating halo regions are disclosed. In one aspect, a method of manufacturing is provided that includes forming a symmetric transistor and an asymmetric transistor on a substrate. A first mask is formed on the substrate with a first opening to enable implantation formation of first and second halo regions proximate first and second source/drain regions of the symmetric transistor. First and second halo regions of a first dosage are formed beneath the first gate by implanting off-axis through the first opening. A second mask is formed on the substrate with a second opening to enable implantation formation of a third halo region proximate a source region of the second asymmetric transistor while preventing formation of a halo region proximate a drain region of the asymmetric transistor. A third halo region of a second dosage greater than the first dosage is formed by implanting off-axis through the second opening.
REFERENCES:
patent: 5227321 (1993-07-01), Lee et al.
patent: 5580804 (1996-12-01), Joh
patent: 6030871 (2000-02-01), Eitan
patent: 6114211 (2000-09-01), Fulford et al.
patent: 6489223 (2002-12-01), Hook et al.
patent: 6620679 (2003-09-01), Tzeng et al.
patent: 6828202 (2004-12-01), Horch
patent: 2003/0032231 (2003-02-01), Efland et al.
Edward Ehrichs, “Simplified Masking for Asymmetric Halo,” U.S. Appl. No. 10/883,925, filed Jul. 2, 2004.
Stanley Wolf and Richard N. Tauber;Silicon Processing for the VLSI Era, vol. 3—The Submicron MOSFET;pp. 226-232, 240, 309-311, and 621-622; 1995.
Terence B. Hook et al.;High-Performance Logic and High-Gain Analog CMOS Transistors Formed by a Shadow-Mask Technique With a Single Implant Step;IEEE Transactions on Electron Devices, vol. 49, No. 9, Sep. 2002; pp. 1623-1627.
Ehrichs Edward
Goad Scott
Pattison James C.
Advanced Micro Devices , Inc.
Honeycutt Timothy M.
Smoot Stephen W.
LandOfFree
Asymmetric halo implants does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetric halo implants, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric halo implants will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3385268