Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2011-01-05
2011-11-08
Stark, Jarrett (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S329000, C257SE29262, C257SE21410, C257S327000
Reexamination Certificate
active
08053314
ABSTRACT:
Disclosed are embodiments of an asymmetric field effect transistor structure and a method of forming the structure in which both series resistance in the source region (Rs) and gate to drain capacitance (Cgd) are reduced in order to provide optimal performance (i.e., to provide improved drive current with minimal circuit delay). Specifically, different heights of the source and drain regions and/or different distances between the source and drain regions and the gate are tailored to minimize series resistance in the source region (i.e., in order to ensure that series resistance is less than a predetermined resistance value) and in order to simultaneously to minimize gate to drain capacitance (i.e., in order to simultaneously ensure that gate to drain capacitance is less than a predetermined capacitance value).
REFERENCES:
patent: 6946706 (2005-09-01), Brisbin et al.
patent: 2002/0036328 (2002-03-01), Richards, Jr. et al.
patent: 2004/0248368 (2004-12-01), Natzle et al.
patent: 2006/0220120 (2006-10-01), Horch
patent: 2007/0032028 (2007-02-01), Zhu et al.
patent: 2007/0080401 (2007-04-01), Yang
patent: 08-204177 (1996-08-01), None
patent: 08-330578 (1996-12-01), None
patent: 2001-007324 (2001-01-01), None
PCT International Search Report for International Application No. PCT/US2008/070102, International Searching Authority Communication, Jan. 23, 2009.
Anderson et al., U.S. Appl. No. 11/778,185, Office Action Communication, Aug. 20, 2009, 6 pages.
Anderson et al., U.S. Appl. No. 11/869,145, Office Action Communication, Apr. 5, 2010, 14 pages.
Anderson et al., U.S. Appl. No. 11/778,185, Office Action Communication, Mar. 18, 2010, 10 pages.
Anderson et al., U.S. Appl. No. 11/869,145, Notice of Allowance, Jul. 20, 2010, 4 pages.
Anderson et al., U.S. Appl. No. 11/778,185, Office Action Communication, Aug. 27, 2010, 3 pages.
Anderson et al., U.S. Appl. No. 11/778,185, Notice of Allowance, Nov. 23, 2010, 3 pages.
Anderson Brent A.
Bryant Andres
Clark, Jr. William F.
Nowak Edward J.
Gibb I.P. Law Firm LLC
International Business Machines - Corporation
Kotulak, Esq. Richard M.
Stark Jarrett
Tynes, Jr. Lawrence
LandOfFree
Asymmetric field effect transistor structure and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Asymmetric field effect transistor structure and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asymmetric field effect transistor structure and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4294718