Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-07-31
2007-07-31
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
10637663
ABSTRACT:
An assembly for an LSI test supplies a test signal output from an LSI tester to a target LSI to be tested and outputs, to the LSI tester, a test result signal generated by processing of the target LSI performed in accordance with the test signal. The assembly for an LSI test includes: a peripheral circuit coupled to the target LSI and allowing the target LSI to operate in the same manner as in the application environment; and a printed circuit board on which the peripheral circuit is mounted.
REFERENCES:
patent: 3733587 (1973-05-01), Lloyd et al.
patent: 4710930 (1987-12-01), Hatayama et al.
patent: 4760335 (1988-07-01), Lindberg
patent: 4912395 (1990-03-01), Sato et al.
patent: 5416784 (1995-05-01), Johnson
patent: 6324485 (2001-11-01), Ellis
patent: 6421789 (2002-07-01), Ooishi
patent: 6665816 (2003-12-01), Edwards et al.
patent: 2001/0054166 (2001-12-01), Fukuda
patent: 2002/0091978 (2002-07-01), Higashida
patent: 2002/0099992 (2002-07-01), Distler et al.
patent: 2002/0194564 (2002-12-01), Tsuji et al.
patent: 2004/0160237 (2004-08-01), Itoh et al.
patent: 63-315971 (1988-12-01), None
patent: 2-285215 (1990-11-01), None
patent: 4-155278 (1992-05-01), None
patent: 04155278 (1992-05-01), None
patent: 07-128405 (1995-05-01), None
patent: 7-128405 (1995-05-01), None
patent: 10-339769 (1998-12-01), None
patent: 2000-506985 (2000-06-01), None
patent: 2002-340991 (2002-11-01), None
patent: 2002-340991 (2002-11-01), None
patent: WO 98/26301 (1998-06-01), None
patent: WO 02/29824 (2002-04-01), None
Hermann A L: “Diagnostic Data Comparator” IBM Technical Disclose Bulletin, IBM Corp. New York, US, vol. 24, No. 5, Oct. 1, 1981, pp. 2591-2592, XP000713903, ISSN: 0018-8689 *the whole document*.
Tomoyuki Hamasuna, “Major Problems and Solutions of the System LSI Testing”, SEMI Technology Symposium 2001, Semiconductor Equipment and Materials International, Dec. 5-7, 2001.
Chinese Office Action issued in corresponding Chinese Patent Application No. CN 03127857.4, dated Sep. 22, 2006.
Itoh Wataru
Kanemitsu Tomohiko
Watanabe Akihiko
Yamashita Takeru
Britt Cynthia
Radosevich Steven D.
LandOfFree
Assembly for LSI test and method for the test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Assembly for LSI test and method for the test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Assembly for LSI test and method for the test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3766300