Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-01-04
2011-01-04
Stark, Jarrett J (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S640000, C438S672000, C257S774000
Reexamination Certificate
active
07863185
ABSTRACT:
A semiconductor integrated circuit with tilted via connection and related method are provided, the circuit including a via layer having at least one tilted via, and a wireway layer having at least one elongated wireway disposed above the via layer, wherein the wireway connects to and partially overlaps the tilted via; and the method including forming a via layer, patterning a via trench in the via layer, forming a wireway layer, patterning an elongated wireway in the wireway layer, etching the patterned wireway and the patterned via, and filling the etched wireway and the etched via with a conductive material, wherein the filled wireway partially overlaps the filled via.
REFERENCES:
patent: 6326306 (2001-12-01), Lin
patent: 6569604 (2003-05-01), Bhatt et al.
patent: 7157366 (2007-01-01), Kim et al.
patent: 7220665 (2007-05-01), Farrar
patent: 2002/0086475 (2002-07-01), Havemann
F. Chau & Associates LLC
Samsung Electronics Co,. Ltd.
Stark Jarrett J
Tobergte Nicholas
LandOfFree
Artificially tilted via connection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Artificially tilted via connection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Artificially tilted via connection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2637860