Arrangements for out-of-order queue cache coherency and...

Details Arrangements for out-of-order queue cache coherency and... Arrangements for out-of-order queue cache coherency and...

2000-08-29

2004-05-18

Kim, Matthew (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S144000

Reexamination Certificate

active

06738869

ABSTRACT:

FIELD
The invention relates to arrangements for maintaining out-of-order queue cache coherency and for prevention of memory write starvation.
BACKGROUND
In order to achieve computing systems with greater versatility and speeds, systems have been derived (see
FIG. 1
, e.g., described ahead) where there are a plurality of processors each having a cache associated therewith. In addition, there may be one or more integrated circuits (ICs) interfacing with, and controlling access to, main system memory. Such computing systems may support out-of-order handling of memory requests. When such computing systems have a plurality of processings ongoing at any given time, with multiple “cached” copies of memory portions co-existing throughout the system at any given time and with a plurality of processors and other devices competing for memory accesses, at least two problems can arise, i.e., memory incoherency and memory write starvation. Both problems can result in erroneous system operation.
Regarding incoherency, if multiple sources within the system store incoherent (e.g., unmatched) data having differing values, any number of erroneous operations can occur. For example, a copy of an updated and correct memory portion existing somewhere within the system, has the danger of being erroneously overwritten or superceded by older, outdated and erroneous memory portion. In addition, if multiple sources attempt to respond to a memory read request and simultaneously output incoherent copies of a memory portion, a clash may occur when the multiple sources simultaneously attempt to drive differing values onto a common data bus. Data corruption and/or system error/lockup are distinct possibilities.
Regarding memory write starvation, conditions may exist where a memory write necessary for subsequent computing operations is never able to be written to memory, and thus the system may enter an endless loop situation.


REFERENCES:
patent: 5615334 (1997-03-01), Wang et al.
patent: 5617556 (1997-04-01), Baumgartner et al.
patent: 5623628 (1997-04-01), Brayton et al.

Affiliated with

Also associated with

Rating

Arrangements for out-of-order queue cache coherency and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Arrangements for out-of-order queue cache coherency and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangements for out-of-order queue cache coherency and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3266475