Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Configuration or pattern of bonds
Reexamination Certificate
2005-10-11
2008-05-13
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Configuration or pattern of bonds
C257S738000, C257S693000, C257S697000, C257SE23015, C257SE23069
Reexamination Certificate
active
07372169
ABSTRACT:
The present invention discloses a dense arrangement in the conductors of a package and the corresponding conductive pads of a circuit board. The conductors and the corresponding conductive pads are separated into at least a first group in a peripheral region of the grid array package, and a second group in another region of the grid array package. Most in the first group of conductive pads are apart at a first pitch, most in the second group of conductive pads are apart at a second pitch which is less than the first pitch. According to the shrinking in the conductive trace on a conductive layer and the shrinking in the through hole, the first pitch and the second pitch are optimized for the maximum conductors and the corresponding conductive pads.
REFERENCES:
patent: 5729894 (1998-03-01), Rostoker et al.
patent: 2002/0070438 (2002-06-01), Ference et al.
Birch & Stewart Kolasch & Birch, LLP
Clark Jasmine
VIA Technologies Inc.
LandOfFree
Arrangement of conductive pads on grid array package and on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement of conductive pads on grid array package and on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement of conductive pads on grid array package and on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3987656