Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
1999-09-10
2003-08-05
Lee, Thomas (Department: 2185)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S400000, C713S500000, C713S600000, C714S700000, C714S731000
Reexamination Certificate
active
06604203
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to an arrangement and a method for synchronising data to a local clock. The invention is useful in transferring data between sub-systems. The invention incorporates a self-tested self-synchronous two-phase input port by means of which a line or an element of parallel data is tested for data read failure using two different phases or edges of the local clock. If a data read failure is detected the other of the two phases is selected for reading the data.
STATE OF THE ART
As the clock frequency on silicon chips increases, the clock phase becomes more difficult to calculate or predict. To avoid data read failure, global clock synchronisation is commonly used to keep a system working synchronously. However, the global synchronisation for example implemented with a balanced clock tree has many drawbacks. First, it needs more metal layers resulting in high costs. Second, the power dissipation for the clock distribution network is very large and for some state-of-the-art designs of microprocessors the power consumed by the clock network ranges from 18-40% of the total power. In addition, systems do not scale well because of constraints of timing. Furthermore, a PLL or DLL is needed to compensate for the propagation delay of the local clock driver, and significant effort is required to cope with delay and skew reductions. As for the system scaling and clock frequency, physical limits will eventually be reached for the future high-performance ULSI design unless we can avoid the global synchronisation.
The present invention relates to self-tested self-synchronisation implemented with a two-phase input port for high performance ULSI design. An input signal with unknown delay can be correctly latched without suffering from data read failure.
The idea of the method is to use the same clock frequency but with an arbitrary local phase in each sub-system, and it automatically selects a clock edge for sampling data so that an error free parallel data transfer is achieved. The self-synchronization may be accomplished with the help of inserting a test signal and the error status of test signal is used to select a clock edge or clock phase to get error free parallel data transfer between sub-systems. By this method, the global clock synchronization is avoided, so there is no need for a balanced tree for the clock distribution and skew reduction techniques. Therefore, significant simplification is achieved by this invention. The power consumed by the clock distribution is efficiently reduced because there is no need of using wide metal wires to shorten the delay, and it is more suitable to use distributed clock drivers in each sub-system.
SUMMARY OF THE INVENTION
Thus, the present invention relates to an arrangement for synchronising an incoming stream of data to a local clock.
According to the invention, the arrangement comprises a data read means for reading parallel elements of the data stream using one or two different phases or edges of the local clock, a data read error detecting means arranged to sample at least one element of the data stream using the two different phases or edges of the local clock, and a decision making means. If the data read error detecting means detects a data read error using one of the two different phases of the local clock, the other phase or edge of the local clock is selected by the decision making means for reading the parallel elements.
Preferably, said one element of the data stream is a special test signal having a fixed data pattern.
The invention also relates to a method for synchronizing an incoming stream of data to a local clock.
REFERENCES:
patent: 4370648 (1983-01-01), Wagner et al.
patent: 4851710 (1989-07-01), Grivna
patent: 4943984 (1990-07-01), Pechanek et al.
patent: 5004933 (1991-04-01), Widener
patent: 5228138 (1993-07-01), Pratt et al.
patent: 5359630 (1994-10-01), Wade et al.
patent: 5369417 (1994-11-01), Tanaka
patent: 5692166 (1997-11-01), Milhizer et al.
patent: 5742188 (1998-04-01), Jiang et al.
Mu Fenghao
Svensson Christer
Coudert Brothers LLP
Lee Thomas
Patel Nitin C.
Switchcore, A.B.
LandOfFree
Arrangement and method for self-synchronization data to a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Arrangement and method for self-synchronization data to a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Arrangement and method for self-synchronization data to a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3108591