Architecture for a connection block in reconfigurable gate...

Details Architecture for a connection block in reconfigurable gate... Architecture for a connection block in reconfigurable gate...

2007-03-20

2007-03-20

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S037000, C326S038000, C326S039000, C326S040000, C326S047000, C365S154000, C365S156000, C365S189050, C365S189110, C716S030000

Reexamination Certificate

active

10778913

ABSTRACT:
An optimized architecture to implement connections between logic blocks and routing lines in reconfigurable gate arrays including connection blocks to connect inputs and outputs of different logic elements by means of connection wires, each connection block including a single line of pass transistor switches; and a decoding stage to drive the pass transistor switch.

REFERENCES:
patent: 5130704 (1992-07-01), Ogawa et al.
patent: 5801551 (1998-09-01), Lin
patent: 5808933 (1998-09-01), Ross et al.
patent: 6265895 (2001-07-01), Schleicher et al.
patent: 6617912 (2003-09-01), Bauer
patent: 6768335 (2004-07-01), Young et al.
patent: 6804143 (2004-10-01), Hobson
patent: 2002/0071305 (2002-06-01), Lu et al.
patent: 2004/0212395 (2004-10-01), Madurawe
patent: 2005/0058003 (2005-03-01), Yamada
Lodi, A.; Ciccarelli, L.; Cappelli, A.; Campi, F.; Toma, M. □□Decoder-based interconnect structure for multi-context FPGAs, pp. 362-364 □□IEEE Xplore, vol. 39 Issue:4 Feb. 20, 2003 □□.
Maestre, R.; Fernandez, M.; Kurdahi, F.J.; Bagherzadeh, N.; Singh, H. Configuration management in multi-context reconfigurable systems for simultaneous performance and power optimizations System Synthesis, 2000. Proceedings. The 13th International Symposium on 2000, pp. 107-113, no month.
Lodi, A.; Ciccarelli, L.; Cappeli, A.; Campi, F.; Toma, M. □□Decoder-based multi-context interconnect architecture, pp. 231-233 □□VLSI, 2003. Proceedings. IEEE Computer Society Annual Symposium on Feb. 20-21, 2003.
Weisheng Chong; Ogata, S.; Hariyama, M.; Kameyama, M. Architecture of a Multi-Context FPGA Using Reconfigurable Context Memory, pp. 144a-144a Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International Apr. 4-8, 2005.

Affiliated with

Also associated with

Rating

Architecture for a connection block in reconfigurable gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for a connection block in reconfigurable gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for a connection block in reconfigurable gate... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3781337