Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-12-31
2000-06-13
Palys, Joseph E.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
714 40, 714742, G06F 1100
Patent
active
060761733
ABSTRACT:
A tractable architecture level coverage measure uses information about the coverage measures obtained by the data path blocks, control logic blocks and cache to obtain an overall measure of coverage. This technique is applicable to a variety of different designs using different fabrication processes. Moreover, it allows the use of extended length test vectors, for example, such as those using commercial software applications. Since the coverage measure does not rely on the traditional stuck at model, it is applicable to extended length test vectors that may be used with high performance systems.
REFERENCES:
patent: 5539680 (1996-07-01), Palnitkar et al.
patent: 5631857 (1997-05-01), Kobrosly et al.
patent: 5724504 (1998-03-01), Aharon et al.
patent: 5740353 (1998-04-01), Kreulen et al.
Rational Software Corporation, PureCoverage User's Guide, web, pp. 1-1 to 1-3, 1997.
Abadir, Magdy S., Tiger: Testability Insertion Guidance Expert System, IEEE, pp. 562-565, 1989.
Artang Saviz
Jayabharathi Rathish
Kim Kee Sup
Intel Corporation
Palys Joseph E.
Ziemer Rita
LandOfFree
Architectural coverage measure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architectural coverage measure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectural coverage measure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2079257