Static information storage and retrieval – Read/write circuit – Precharge
Reexamination Certificate
2006-11-21
2006-11-21
Tran, M. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Precharge
C365S149000
Reexamination Certificate
active
07139205
ABSTRACT:
An apparatus and method for pre-charging an intermediate node for high-speed wordlines for accessing memory cells in high-speed memory arrays. The apparatus pre-charges a local capacitance located between a wordline supply voltage and the wordline to a voltage level that is greater than the wordline supply voltage. Once the wordline is selected, the charge stored on the local capacitance may be quickly shared with the capacitance of the wordline. The wordline supply voltage may be applied to the local capacitance to provide small, incremental voltage to move the wordline to its final voltage thereby improving the response time of the system.
REFERENCES:
patent: 4907200 (1990-03-01), Ikawa et al.
patent: 6058438 (2000-05-01), Diehl et al.
patent: 6084800 (2000-07-01), Choi et al.
patent: 6611474 (2003-08-01), Hanzawa et al.
patent: 6775177 (2004-08-01), Okamoto et al.
patent: 2006/0083068 (2006-04-01), Ahn et al.
Barkley Gerald J.
Goldman Matthew
Smidt Alec W.
Tedrow Kerry D.
Intel Corporation
Tran M.
Troutman Sanders LLP
Waters Jeffrey L.
LandOfFree
Apparatuses and methods for pre-charging intermediate nodes... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatuses and methods for pre-charging intermediate nodes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatuses and methods for pre-charging intermediate nodes... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3663069