Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-12-19
2009-10-06
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S727000
Reexamination Certificate
active
07600168
ABSTRACT:
An apparatus provided with programmable scan chains includes a scan chain having a scan input port and a scan output port, a plurality of first I/O ports, an input port selector for selecting one of the plurality of first I/O ports to be coupled to the scan input port, a plurality of second I/O ports, an output port selector for selecting one of the plurality of second I/O ports to be coupled to said scan output port. Further, an apparatus provided with programmable scan chains includes N scan chains, each scan chain having a scan input port and scan output port, M first I/O ports, an input port selector for selecting N of the first I/O ports to be coupled to the N scan input ports, K second I/O ports, and an output port selector for selecting N of the second I/O ports to be coupled to the N scan output ports.
REFERENCES:
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5321277 (1994-06-01), Sparks et al.
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5726999 (1998-03-01), Bradford et al.
patent: 5774475 (1998-06-01), Qureshi
patent: 5867507 (1999-02-01), Beebe et al.
patent: 6021513 (2000-02-01), Beebe et al.
patent: 6848067 (2005-01-01), Perner
patent: 7134061 (2006-11-01), Agashe et al.
patent: 2002/0177990 (2002-11-01), Sample
patent: 2005/0278588 (2005-12-01), Cohn et al.
patent: 2006/0284174 (2006-12-01), Keller et al.
patent: 2008/0295045 (2008-11-01), Aktouf
“Testchip: a chip for weighted random pattern generation,evaluation, and test control” by Strole et al. Solid-State Circuits, IEEE Journal of Publication Date: Jul. 1991 vol. 26, Issue: 7 On pp. 1056-1063 ISSN: 0018-9200 INSPEC Accession No. 4016579.
“Reducing test power during test using programmable scan chain disable” by Sankaralingam et al.Electronic Design, Test and Applications, 2002. Proceedings. The First IEEE International Workshop on Publication Date: 2002 On pp. 159-163 ISBN: 0-7695-1453-7 INSPEC Accession No. 7327792.
Chan Cheng-Sheng
Chen Po-Yuan
Lin Hui-Ming
Britt Cynthia
King Justin I.
Prolific Technology Inc.
WPAT, P.C.
LandOfFree
Apparatus with programmable scan chains for multiple chip... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus with programmable scan chains for multiple chip..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus with programmable scan chains for multiple chip... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4117844