Apparatus, generator, and method for clock tree synthesis

Details Apparatus, generator, and method for clock tree synthesis Apparatus, generator, and method for clock tree synthesis

2007-06-12

2007-06-12

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

10768056

ABSTRACT:
A clock tree synthesis (CTS) apparatus, generator, and method for synthesizing a clock tree includes a plurality of clock signal generators that output different clock signals generated from a reference clock signal. The clock signal generators includes an additional logic circuit that is not recognized as an end point of the reference clock signal when the clock tree is synthesized. In one example, the clock signal generator is a flip-flop and the additional logic circuit is a tri-state buffer.

REFERENCES:
patent: 5923188 (1999-07-01), Kametani et al.
patent: 6020774 (2000-02-01), Chiu et al.
patent: 6489824 (2002-12-01), Miyazaki et al.
patent: 6941533 (2005-09-01), Andreev et al.
patent: 2001/0020859 (2001-09-01), Saeki
patent: 2003/0214324 (2003-11-01), How et al.
patent: 2003/0218480 (2003-11-01), Swami et al.
patent: 2004/0060012 (2004-03-01), Lu et al.

Affiliated with

Also associated with

Rating

Apparatus, generator, and method for clock tree synthesis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, generator, and method for clock tree synthesis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, generator, and method for clock tree synthesis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3823872