Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-07-03
2007-07-03
Kerveros, James C. (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000
Reexamination Certificate
active
10424560
ABSTRACT:
A boundary scan compatible device includes functionality for use in diagnosing the presence of bridging faults within associated circuitry. In at least one embodiment, a boundary scan compatible device includes functionality for detecting an intermediate signal level on an electrical node of the device (e.g., a pin on a circuit package, etc.) that is indicative of a bridging fault. Various structures are provided that are capable of detecting an intermediate signal level.
REFERENCES:
patent: 5513188 (1996-04-01), Parker et al.
patent: 5726997 (1998-03-01), Teene
patent: 6163867 (2000-12-01), Miller et al.
patent: 6591211 (2003-07-01), Schnarch
patent: 6658613 (2003-12-01), Rearick et al.
patent: 6766486 (2004-07-01), Neeb
patent: 7036055 (2006-04-01), Muljono et al.
Blasberg Menachem
Yellin Carmy
Corelis, Inc.
Kerveros James C.
Law Offices of John C. Scott, LLC
LandOfFree
Apparatus for use in detecting circuit faults during... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for use in detecting circuit faults during..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for use in detecting circuit faults during... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3787967