Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1997-04-24
2001-11-13
Tu, Christine T. (Department: 2784)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
06317853
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to an apparatus for producing test data to be used for detection of defects resulting during the manufacturing of a logic circuit, particularly to an apparatus for producing test data which can detect defects in a unit of a functional block of a processor LSI.
The cost of generating test data to be used for detection of defects which result during the manufacturing of logic circuit is increasing as the logic circuits become larger in scale. In order to decrease the cost of generating such test data, the test data is now produced by using an auxiliary circuit for testing. However, in many cases, it is required to operate the logic circuit at a high speed, or to decrease the area of the overall circuit as much as possible.
In the logic circuit required for high speed operation, it is very difficult to install an auxiliary circuit for testing, because the delay of a signal in the auxiliary circuit exceeds its allowable range. Further, in a circuit in which it is required to minimize the area of the circuit, there is a fear that the area of the auxiliary circuit for testing may exceed its allowable range. The extent of the difficulty of installation of the auxiliary circuit for testing and the possibility of the installation are different for every processor LSI, namely, for every functional block which is a component of the construction of the processor LSI.
While various methods are proposed in connection with the generation of test data for a logic circuit for which it is impossible to install auxiliary circuit for testing, the technique for generating in real time test data which can detect the defects which occur in manufacturing a logic circuit with high reliability has not yet been established. It is, therefore, extremely desirable to develop an actually useful method of producing test data.
An example of the prior art for producing test data in which an auxiliary circuit for testing can not be installed is disclosed on pages 28 to 37 of the paper titled “Essential: An Efficient Self-Learning Test Pattern Generation Algorithm For Sequential Circuits” by M. H. Schulz and E. Auth in “International Test Conference 1989” held in August, 1989. This paper describes an algorithm in which the test data generating problem is dealt with as a problem concerning a combination of signal values. In this regard, the combination of signal values, or the test data used to detect a fault, is searched by analyzing the logic data in a gate level with respect to the logic circuit for the test data to be made, selecting one of the circuit failures to be detected, and repeating the setting of the signal values and the cancellation of the setting of the signal values with respect to circuit terminals and inside signal lines. This processing is performed on all of the failures assumed in the logic circuit.
Further, because it is necessary to search the logic data of the whole processor LSI by using the algorithm, even when the test data for a functional block of the set processor LSI is made, the number of times the combination of signal values must be searched is extremely increased. As a result, it is very difficult to produce in real time test data which can indicate the defects in manufacturing of a logic circuit with high reliability.
SUMMARY OF THE INVENTION
An object of the present invention is to provide an apparatus for producing test date with efficiency and in a short time and which can detect defects in a unit of a functional block of a processor LSI.
An apparatus according to one aspect of the present invention has a test pattern producing part for detecting a fault in a functional block at a block edge of the functional block, based on logic data of the functional block, with regard to one operation of the processor LSI which operates the functional block for the test data to be produced, by producing a test pattern at the block edge of the functional block which satisfies the conditions of an input signal to the block edge of the functional block when an instruction on the one operation is executed, and determining the conditions of an output signal from the block edge of the functional block which is observable from the outside of the processor LSI when the instruction is executed; and an instruction sequence producing part for producing an instruction sequence in machine language for the processor LSI by which an output from the block edge of the functional block becomes detectable at an external terminal of the processor LSI.
A method according to another aspect of the present invention has the steps of: producing a test pattern for detecting a fault in a functional block at a block edge of the functional block, based on logic data of the functional block, with regard to one operation of the processor LSI which operates the functional block for the test data to be produced, by producing a test pattern at the block edge of the functional block which satisfies the conditions of an input signal to the block edge of the functional block when an instruction on the one operation is performed, and determining the conditions of an output signal from the block edge of the functional block which is observable from the outside of the processor LSI when the instruction is executed; and producing a test pattern at the block edge of the functional block, and producing an instruction sequence of machine language for the processor LSI by which an output from the block edge of the functional block becomes detectable at an external terminal of the processor LSI.
By referring to the conditions of an input signal to the block edge of the functional block when an instruction on the one operation is executed, and the conditions of an output signal from the block edge of the functional block which is observable from the outside of the processor LSI when the instruction is executed, when producing a test pattern for detecting a fault of the functional block, the test pattern which is generated becomes one which is chargeable to the instruction. Further, by combining an instruction used to set a state of the memory element necessary to execute the instruction with an instruction used to execute the instruction, it is possible to produce an instruction sequence which can detect defects in manufacturing of functional blocks of a processor LSI.
REFERENCES:
patent: 4996659 (1991-02-01), Yamaguchi et al.
patent: 5719881 (1998-02-01), Yonetoku
patent: 5754561 (1998-05-01), Masui
Lee et al., “Hierarchical Test Generation under Intensive Global Functional constraints”, 29th ACM/IEEE Design Automatic Conference, 1992, paper 17.1, pp. 261-266.*
Konijnenburg et al., “Test Pattern Generation with Resistors”, International Test Conference, 1993, paper 30.1, pp. 598-605.*
Vishakantaitah et al., “CHEETA: Composition of Hierarchical Sequential Tests Using ATKET”, International Test Conference, 1993, paper 30.2, pp. 606-615.*
Lee et al., “Architectural Level Test Generation for Microprocessors”, IEEE Transactions on computer-aided Design of Integrated Circuits & System, vol. 13 No. 10 Oct. 1994, pp. 1288-1300.
Hatayama Kazumi
Hikone Kazunori
Nishida Takao
Yamada Hiromichi
Antonelli Terry Stout & Kraus LLP
Hitachi , Ltd.
Tu Christine T.
LandOfFree
Apparatus for making test data and method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for making test data and method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for making test data and method thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2617865