Apparatus for delay fault testing of integrated circuits

Details Apparatus for delay fault testing of integrated circuits Apparatus for delay fault testing of integrated circuits

2006-10-10

2006-10-10

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07120890

ABSTRACT:
A method for generating a test vector of an IC including: designating a retrieval condition to select a path on which a signal can be transmitted in the circuit; executing a timing analysis of the circuit based on a circuit information of the circuit, retrieving the path satisfying the retrieval condition, and generating a path list in which cells composing the retrieved path are put in order of executing the timing analysis; generating a test vector to test a path delay fault of the circuit based on the path list; designating an ending condition to end generation of the test vector when the path in the path list for the test vector is distributed over the circuit; and stopping generation of the path list when the ending condition is satisfied.

REFERENCES:
patent: 5583787 (1996-12-01), Underwood et al.
patent: 5920490 (1999-07-01), Peters
patent: 2003/0056163 (2003-03-01), Rajsuman et al.
patent: 2003/0083855 (2003-05-01), Fukuyama
patent: 3-286376 (1991-12-01), None
patent: 05-150007 (1992-06-01), None
patent: 05-264676 (1993-10-01), None
patent: 09-026986 (1997-01-01), None
patent: 11-052030 (1999-02-01), None
patent: 11-160400 (1999-06-01), None
patent: 11-295390 (1999-10-01), None
patent: 2001-051027 (2001-02-01), None
patent: P2002-183233 (2002-06-01), None
Fetherston, et al., “Testability Features Of The AMD-K6 Microprocessor,” IEEE Design & Test of Computers, US, IEEE, 1998, vol. 15, No. 3, pp. 64-69, ISSN:0740-7475.

Affiliated with

Also associated with

Rating

Apparatus for delay fault testing of integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for delay fault testing of integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for delay fault testing of integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3702819