Apparatus for capacitor-coupling acceleration

Details Apparatus for capacitor-coupling acceleration Apparatus for capacitor-coupling acceleration

2005-02-01

2005-02-01

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Output switching noise reduction

C326S021000, C326S027000, C326S086000, C326S083000, C326S088000, C327S170000, C327S112000, C327S333000

Reexamination Certificate

active

06850089

ABSTRACT:
A capacitor-coupling acceleration apparatus is an accelerating circuit capable of being applied to interconnect lines in an integrated circuit in order to reduce delay owing to parasitic resistance and capacitance of the interconnect lines in the integrated circuit. The apparatus can be disposed between the interconnect lines. When a signal transmitted on the interconnect line has a change from a low-level voltage to a high-level voltage, the apparatus detects the voltage level change of the signal and provides a charging loop to charge the interconnect line, thereby accelerating the change from the low-level voltage to the high-level voltage. When a signal on the interconnect line has a change from the high-level voltage to the low-level voltage, the apparatus detects the voltage level change of the signal and provides a discharging loop to discharge the interconnect line, thereby accelerating the change from the high-level voltage to the low-level voltage.

REFERENCES:
patent: 4504747 (1985-03-01), Smith et al.
patent: 5491428 (1996-02-01), Pan
patent: 5898326 (1999-04-01), Okayasu
patent: 5995735 (1999-11-01), Le
patent: 6009253 (1999-12-01), Srivatsa et al.
patent: 6043675 (2000-03-01), Miyamoto
patent: 6313677 (2001-11-01), Okayasu
patent: 300355 (1985-07-01), None
Yanbin Jiang, Sachin S. Sapatnker, Cyrus Bamji, and Juho Kim, “Interleaving buffer insertion and transistor sizing into a single optimization”, IEEE Transactions on VLSI systems, vol. 6, No. 4, pp. 625-663, Dec. 1998.
Tmofumi Iima, Masayuki Mizuno, Tadahiko Horiuchi, and Masakazu Yamashina, “Capacitor Coupling Immune, Transient Sensitive Accelerator for Resistive Interconnect Signals of Subquarter Micron ULSI”, IEEE Journal of Solid-State Circuits, vol. 31, pp. 531-536, Apr. 1996.
H. Zhang, V. George and J. M. Rabaey, “Low-Swing On-Chip Signaling Techniques: Effectiveness and Robustness”, IEEE Transactions on VLSI Systems, vol. 8, No. 3, pp. 264-272, Jun. 2000.
Takayuki Kawahara, Masashi Horiguchi, Jun Etoh, Tomonori Sekiguchi, katsutaka Kimura, and Masakazu Aoki, “Low-power chip interconnection by dynamic termination”, IEEE Journal of Solid-State Circuits, vol. 30, No. 9, Sep. 1995.
C. K. Kwon, K. M. Rho, and K. Lee, “High Speed and low Swing Interface Circuits Using Dynamic Over-Driving and Adaptive Sensing Scheme”, IEEE International Conference on VLSI and CAD, pp. 388-391, 1999.

Affiliated with

Also associated with

Rating

Apparatus for capacitor-coupling acceleration does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for capacitor-coupling acceleration, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for capacitor-coupling acceleration will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3509750