Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-09-20
2005-09-20
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
06948141
ABSTRACT:
Disclosed are mechanisms for efficiently and accurately calculating critical area. In general terms, a method of determining a critical area for a semiconductor design layout is disclosed. The critical area is utilizable to predict yield of a semiconductor device fabricated from such layout. A semiconductor design layout having a plurality of features is first provided. The features have a plurality of polygon shapes which include nonrectangular polygon shapes. Each feature shape has at least one attribute or artifact, such as a vertex or edge. A probability of fail function is calculated based on at least a distance between two feature shape attributes or artifacts. By way of example implementations, a distance between two neighboring feature edges (or vertices) or a distance between two feature edges (or vertices) of the same feature is first determined and then used to calculate the probability of fail function. In a specific aspect, the distances are first used to determine midlines between neighboring features or midlines within a same feature shape, and the midlines are then used to determine the probability of fail function. A critical area of the design layout is then determined based on the determined probability of fail function. In specific implementations, the defect type is a short type defect or an open type defect. In a preferred implementation, the features may have any suitable polygonal shape, as is typical in a design layout.
REFERENCES:
patent: 3751647 (1973-08-01), Maeder et al.
patent: 5502306 (1996-03-01), Meisburger et al.
patent: 5548211 (1996-08-01), Tujide et al.
patent: 5578821 (1996-11-01), Meisberger et al.
patent: 5665968 (1997-09-01), Meisburger et al.
patent: 5717204 (1998-02-01), Meisburger et al.
patent: 5959459 (1999-09-01), Satya et al.
patent: 6038018 (2000-03-01), Yamazaki et al.
patent: 6044208 (2000-03-01), Papadopoulou et al.
patent: 6061602 (2000-05-01), Meyer
patent: 6061640 (2000-05-01), Tanaka et al.
patent: 6066179 (2000-05-01), Allan
patent: 6091249 (2000-07-01), Talbot et al.
patent: 6175812 (2001-01-01), Boyington et al.
patent: 6178539 (2001-01-01), Papadopoulou et al.
patent: 6210983 (2001-04-01), Atchison et al.
patent: 6247853 (2001-06-01), Papadopoulou et al.
patent: 6252412 (2001-06-01), Talbot et al.
patent: 6265232 (2001-07-01), Simmon
patent: 6269326 (2001-07-01), Lejeune
patent: 6317859 (2001-11-01), Papadopoulou
patent: 6324481 (2001-11-01), Atchison et al.
patent: 6344750 (2002-02-01), Lo et al.
patent: 6365423 (2002-04-01), Heinlein et al.
patent: 6426501 (2002-07-01), Nakagawa
patent: 6449749 (2002-09-01), Stine
patent: 6476390 (2002-11-01), Murakoshi et al.
patent: 6483334 (2002-11-01), Hsieh
patent: 6539272 (2003-03-01), Ono et al.
patent: 6574760 (2003-06-01), Mydill
patent: 6738954 (2004-05-01), Allen et al.
patent: 2001/0016061 (2001-08-01), Shimoda et al.
patent: 0853243 (1998-07-01), None
patent: 092275 (1999-01-01), None
Padadopoulou et al., “Critical Area Computation vie Voronoi Diagrams”, IEEE, 1999.
Wagner et al., “An Interactive VLSI CAD Tool for Yield Estimation”, IEEE, 1995.
G.A. Allan and A.J. Walton, “Efficient Critical Area Algorithms and their Application to Yield Improvement and Test Strategies”, IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, Montreal, Quebeck, Canada, Oct. 1994.
P.K. Nag and W. Maly, Heirachical Extraction of Critical Area for Shorts in Very Large ICs, IEEE Workshop on Defect and Fault Tolerance in VLSI Systems, Lafayette, LA, Nov. 1995.
I.A. Wagner and I. Koren, “An Interactive VLSI CAD Tool for Yield Estimation” IEE Transactions on Semiconductor Manufacturing, 8, pp 130-138, 1995.
B. El-Kareh, A. Ghatalia and A.V.S Satya, “Yield Management in Microelectronic Manufacturing”, IBM Microelectronis, Semicondutor R&D Center Hopewell Junction, NY 12533, IEEE 1995.
Akella V.S. Satya, Yield Management Test Sites, IBM Corporation, East Fiskhill Facility Hopewell, Jn., NY 12533, USA, IEEE 1991 Int. Conference on Microelectronic Test Structures, vol. 4, No. 1, Mar. 1991.
Allan, G.A. and Walton, A.J., “Fast Yield Prediction for Accurate Costing of Ics”, Innovative Systems in Silicon, 1996, Proceedings., Eighth Annual IEEE International Conference on Oct. 9-11, 1996, Austin, TX.
Federov Vladimir D.
Satya Akella V. S.
Song Li
Beyer Weaver & Thomas LLP.
Bowers Brandon
KLA-Tencor Technologies Corporation
Whitmore Stacy A.
LandOfFree
Apparatus and methods for determining critical area of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for determining critical area of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for determining critical area of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3417552