Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1993-12-08
1995-02-28
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
34082583, 341 51, 326 37, H03K 19173
Patent
active
053940318
ABSTRACT:
Apparatus and method for compressing configuration bitstreams used to program Field Programmable Gate Arrays (FPGAs) and for decreasing the amount of time necessary to configure FPGAs. In a first embodiment of the present invention, a shift register is employed that enables data bits to be shifted multiple positions per clock cycle through the shift register. As a result, the amount of time required to shift the data bits through the shift register can be reduced by 1/N, where N is the number of positions per clock cycle. The shift register also permits the option of shifting bits through the shift register one bit per clock cycle. In a second embodiment of the present invention, control and address bits are employed to more efficiently manage and reduce the size of the configuration bitstream. Accordingly, one embodiment provides the option of loading data into the array of the FPGA by address column in a non-sequential fashion. In other words, to streamline loading of data into the array from the data shift register, the present invention permits non-sequential writing of frames into the array by column address. Another preferred embodiment of the present invention, permits a previous frame of data (repetitive data) to be loaded into the array without having to resupply the data shift register with the repetitive data. Simple logic control bits indicate how frames of data are to be managed.
REFERENCES:
patent: 4377757 (1983-03-01), Konemonn
patent: 4670749 (1987-06-01), Freeman
patent: 4935737 (1990-06-01), Izbicki
patent: 5256918 (1993-10-01), Suzuki
patent: 5329179 (1994-07-01), Tang
Britton Barry K.
Leung Wai-Bor
AT&T Corp.
Sanders Andrew
Westin Edward P.
LandOfFree
Apparatus and method to improve programming speed of field progr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method to improve programming speed of field progr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method to improve programming speed of field progr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-850335