Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2004-10-12
2008-10-21
Smith, Zandra (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S015000, C438S268000
Reexamination Certificate
active
07439168
ABSTRACT:
Localized trenches or access holes are milled in a semiconductor substrate to define access points to structures of an integrated circuit intended for circuit editing. A conductor is deposited, such as with a focused ion beam tool, in the access holes and a localized heat is applied to the conductor for silicide formation, especially at the boundary between a semiconductor structure, such as diffusion regions, and the deposited conductor. Localized heat may be generated at the target location through precise laser application, current generation through the target location, or a combination thereof.
REFERENCES:
patent: 4962389 (1990-10-01), Kan et al.
patent: 5948217 (1999-09-01), Winer et al.
patent: 6355494 (2002-03-01), Livengood et al.
patent: 6376919 (2002-04-01), Li et al.
patent: 6777300 (2004-08-01), Kittl et al.
patent: 6828552 (2004-12-01), Hartley
patent: 6908561 (2005-06-01), Foust et al.
patent: 2001/0028113 (2001-10-01), Kosaki et al.
patent: 2002/0197851 (2002-12-01), Gavish et al.
patent: 2003/0102436 (2003-06-01), Benas-Sayag et al.
DeMarco et al., “Contact Resistance of Focused Ion Beam Deposited Platinum and Tungsten Films to Silicon”, J. Vac. Sci. Technol., vol. B 19(6), pp. 2543-2546 (Nov./Dec. 2001).
Young et al., “Focused Ion Beam Insulator Deposition”, located at http://scitation.aip.org/getabs/servlet/GetabsServlet?prog=normal&id=JVTBD900001300000600257, 1 page, (Jun. 2, 1995).
Kuzmik et al., Annealing of Schottky Contacts Deposited on Dry Edtched AIGaN/GaN, Institute of Physics Publishing, Semiconductor Science and Technology, vol. 17, pp. L76-L78 (2002).
Lundquist et al., “Ultra-Thinning of C4 Integrated Circuits for Backside Analysis During First Silicon Debug”, Elsevier Science Ltd., pp. 1-5 (2001).
“Optonics Introduces Industry's Most Advanced Photon-Probing Solution for Silicon Debug”, Press Release, pp. 1-4 (Jul. 15, 2003).
Boit et al., “Voltage Contrast Like Imaging of N-Wells”, Proceedings from the 29thInternational Symposium for Testing and Failure Analysis, Santa Clara, California, pp. 331-337 (Nov. 2-6, 2003).
Le Roy et al., “N-Wells Voltage Contrast Imaging With a Focused Ion Beam”, Mat. Res. Soc. Symp. Proc., vol. 792, Materials Research Society, pp. R10.9.1-R10.9.6 (2004).
FEI Company, VectraVision System FIB System for Advanced Circuit Editing, catalog, Jul. 18, 2007, p. 1-4, http://www.fei.com/Portals/—default/PDFs/content/2006—06—Vectravision—pb.pdf.
Evans Analyitical Group, Focused Ion Beam (FIB)—Circuit Edit, web page, Jul. 18, 2007, p. 1, http://www.eaglabs.com/techniques/services/fib—circuit—edit.php.
Boit Christian
Kerst Uwe Jürgen
Lundquist Theodore R.
Sadewater Peter
Schoemann Stephan
Bach, Esq. Joseph
DCG Systems, Inc
Nixon & Peabody LLP
Perkins Pamela E
Smith Zandra
LandOfFree
Apparatus and method of forming silicide in a localized manner does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of forming silicide in a localized manner, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of forming silicide in a localized manner will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4007095