Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-06-05
2007-06-05
Decady, Albert (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S719000
Reexamination Certificate
active
10917176
ABSTRACT:
Apparatus and Method for Testing Circuit Units To Be Tested. According to one aspect, a test apparatus for testing circuit units to be tested, includes a nominal data production unit for production of a nominal data stream, a comparison device for comparison of an actual data stream which is emitted from the circuit unit to be tested as a function of the nominal data stream that is supplied with the nominal data stream; and a compression device for compression of an intermediate result signal which is emitted from the comparison device as a function of the comparison into a test result signal, with the intermediate result signal (108) which is emitted from the comparison device being temporarily stored in a buffer storage device with the intermediate result signal which is temporarily stored in a buffer storage device being read by means of a read unit.
REFERENCES:
patent: 5185744 (1993-02-01), Arimoto et al.
patent: 5457696 (1995-10-01), Mori
patent: 6357027 (2002-03-01), Frankowsky
patent: 6650583 (2003-11-01), Haraguchi et al.
patent: 6651200 (2003-11-01), Barahmand et al.
patent: 2003/0005389 (2003-01-01), Ernst et al.
patent: 101 22 619 (2003-02-01), None
patent: 1061526 (2000-12-01), None
De'cady Albert
Gandhi Dipakkumar
Infineon - Technologies AG
Jenkins Wilson Taylor & Hunt, P.A.
LandOfFree
Apparatus and method for testing circuit units to be tested does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for testing circuit units to be tested, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing circuit units to be tested will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3828954