Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Die bond
Reexamination Certificate
2007-07-17
2007-07-17
Ha, Nathan W. (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Die bond
Reexamination Certificate
active
10823858
ABSTRACT:
A device and method for layout and fabrication of power supply bus lines in an integrated circuit such as a memory circuit are described. In accordance with the present invention, power bus lines and bonding pads of the circuit are not necessarily formed in both edge regions and center regions of the device. The bonding pads are formed in the region according to the package being used, and the power bus lines are formed in the other region. This is accomplished by forming the bonding pads over landing pads. Landing pads are formed in both the center region and the edge region under the top surface of the device. If the device is to be packaged in an edge pad configuration, the bonding pads are formed over the landing pads in the edge region, and power supply bus lines can be formed over the landing pads in the center region. Similarly, if the device is to be packaged in a center pad configuration, the bonding pads are formed over the landing pads in the center region, and the power supply bus lines can be formed over the landing pads in the edge region. The bonding pads are connected to the landing pads by conductive vias. Because the power bus lines are not formed in the same region as bonding pads, they can occupy a relatively large portion of the region in which they are formed. That is, they can be made much larger than they would be using the conventional approach in which both bonding pads and power bus lines are formed in the same region. As a result, the power noise drawbacks of the conventional approach are eliminated.
REFERENCES:
patent: 5128737 (1992-07-01), van der Have
patent: 5365103 (1994-11-01), Brown et al.
patent: 6246118 (2001-06-01), Buynoski
patent: 2002/0084536 (2002-07-01), Sundahl et al.
patent: 2005/0110136 (2005-05-01), Rakshani
patent: 2006/0131748 (2006-06-01), Seshan
Choi Jong-Hyun
Lee Chang-Ho
Ha Nathan W.
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Apparatus and method for signal bus line layout in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for signal bus line layout in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for signal bus line layout in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3754739