Apparatus and method for producing dummy data and output...

Details Apparatus and method for producing dummy data and output... Apparatus and method for producing dummy data and output...

2003-09-03

2008-12-09

Perveen, Rehana (Department: 2116)

Electrical computers and digital processing systems: support

Synchronization of clock or timing signals, data, or pulses

Reexamination Certificate

active

07464282

ABSTRACT:
An apparatus and method for producing dummy data is based on timing paths co-located with the address/data paths of the memory. An output clock generator uses the dummy data. The technique for producing dummy data is particularly important for memory systems in which the output of memory cells do not normally provide large voltage swings, making them less practical for self timing approaches to dummy data generation.

REFERENCES:
patent: 4845436 (1989-07-01), Kobayashi et al.
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5424980 (1995-06-01), Vinal
patent: 5432747 (1995-07-01), Fuller et al.
patent: 5561692 (1996-10-01), Maitland et al.
patent: 5596539 (1997-01-01), Passow et al.
patent: 5703815 (1997-12-01), Kuhara et al.
patent: 5805872 (1998-09-01), Bannon
patent: 5831924 (1998-11-01), Nitta et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 5999482 (1999-12-01), Kornachuk et al.
patent: 6081462 (2000-06-01), Lee
patent: 6084805 (2000-07-01), Pawlowski
patent: 6154417 (2000-11-01), Kim
patent: 6160754 (2000-12-01), Suh
patent: 6205086 (2001-03-01), Hanzawa et al.
patent: 6212117 (2001-04-01), Shin et al.
patent: 6229161 (2001-05-01), Nemati et al.
patent: 6232797 (2001-05-01), Choi et al.
patent: 6278637 (2001-08-01), Kawaguchi
patent: 6318707 (2001-11-01), Hara et al.
patent: 6337830 (2002-01-01), Faue
patent: 6337832 (2002-01-01), Ooishi et al.
patent: 6392957 (2002-05-01), Shubat et al.
patent: 6430075 (2002-08-01), Morgan et al.
patent: 6446180 (2002-09-01), Li et al.
patent: 6459652 (2002-10-01), Lee et al.
patent: 6462359 (2002-10-01), Nemati et al.
patent: 6490206 (2002-12-01), Kwon et al.
patent: 6650575 (2003-11-01), Khanna
patent: 6707759 (2004-03-01), Song
patent: 6741507 (2004-05-01), Iwamoto
patent: 7089439 (2006-08-01), Abdollahi-Alibeik et al.
patent: 2001/0043482 (2001-11-01), Takeyama et al.
patent: 2002/0190265 (2002-12-01), Hsu et al.
patent: 2003/0001651 (2003-01-01), La Rosa
patent: 2003/0002355 (2003-01-01), Jenzen et al.
patent: 2003/0128598 (2003-07-01), Lim et al.
patent: WO 02/082453 (2002-10-01), None
patent: WO 02/082504 (2002-10-01), None
Nemati, Farid et al., “A Novel High Density, Low Voltage SRAM Cell with a Vertical NDR Device,” T-Ram White Paper, VLSI (1998) 2 pages, http://www.t-ram.com/technology/about/vlsi98.pdf.
Nemati, Farid et al., “A Novel Thyristor-Based SRAM Cell (T-Ram) for High-Speed, Low-Voltage, Giga-scale Memories,” T-Ram White Paper, IEDM (1999), 4 pages http://www.t-ram.com/technology/about/iedm99.pdf.

Affiliated with

Also associated with

Rating

Apparatus and method for producing dummy data and output... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for producing dummy data and output..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for producing dummy data and output... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4043004