Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2007-06-29
2010-02-09
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07661048
ABSTRACT:
Embedded boundary scan testing apparatus and methodologies are disclosed for testing processor-based circuit boards without processor intervention. A boundary scan controller is embedded in a circuit board along with a boundary scan chain having JTAG devices connected with an electrical circuit of the board. Upon power up, the boundary scan controller holds an on-board processor system in reset, loads boundary scan test vectors and commands from an on-board non-volatile memory, and runs boundary scan testing while holding the processor system in the reset state. The boundary scan controller preferably includes a test access port controller that implements only a subset of the JTAG standard 16 machine states to optimize performance and minimize controller hardware. The test results may be stored in an externally accessible on-board memory for subsequent retrieval in order to facilitate board troubleshooting and/or repair, where the provision of on-board boundary scan testing allows testing of boards while installed in the field, and the embedded scan controller allows field testing of on-board processor systems and related circuitry to enhance the test coverage over processor-driven boundary scan testing.
REFERENCES:
patent: 5623503 (1997-04-01), Rutkowski
patent: 5673276 (1997-09-01), Jarwala et al.
patent: 5774477 (1998-06-01), Ke
patent: 5935266 (1999-08-01), Thurnhofer et al.
patent: 6108807 (2000-08-01), Ke
patent: 6124715 (2000-09-01), Chakraborty
patent: 6378094 (2002-04-01), Chakraborty et al.
patent: 6584590 (2003-06-01), Bean
patent: 6983441 (2006-01-01), Wescott
patent: 7017081 (2006-03-01), Gomez
patent: 7080789 (2006-07-01), Leaming
patent: 7149943 (2006-12-01), Van Treuren et al.
patent: 7251763 (2007-07-01), Halliday et al.
patent: 7451367 (2008-11-01), Pedersen
Gomez Joseph Jonas
Krueger Kendall T.
Martin Greg A.
Tarr Robert Paul
Alcatel-Lucent USA Inc.
Fay Sharpe LLP
Kerveros James C
LandOfFree
Apparatus and method for embedded boundary scan testing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for embedded boundary scan testing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for embedded boundary scan testing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4190523