Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2006-08-15
2006-08-15
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C712S209000, C714S045000
Reexamination Certificate
active
07093108
ABSTRACT:
The present invention provides an apparatus and method for storing instruction set information. The apparatus comprises a processing circuit for executing processing instructions from any of a plurality of instruction sets of processing instructions, each processing instruction being specified by an instruction address identifying that processing instruction's location in memory. A different number of instruction address bits need to be specified in the instruction address for processing instructions in different instruction sets. The apparatus further comprises encoding logic for encoding an instruction address with an indication of the instruction set corresponding to that instruction to generate an n-bit encoded instruction address. The encoding logic is arranged to perform the encoding by performing a computation equivalent to extending the specified instruction address bits to n-bits by prepending a pattern of bits to the specified instruction address bits, the pattern of bits prepended being dependent on the instruction set corresponding to that instruction. Preferably, the encoded instruction address is then compressed. This approach provides a particularly efficient technique for incorporating instruction set information with instruction addresses, and will be useful in any implementations where it is desired to track such information, one example being in tracing mechanisms used to trace the activity of a processing circuit.
REFERENCES:
patent: 4439827 (1984-03-01), Wilkes
patent: 4590550 (1986-05-01), Eilert
patent: 4821178 (1989-04-01), Levin et al.
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5347647 (1994-09-01), Allt et al.
patent: 5550974 (1996-08-01), Pennington et al.
patent: 5555392 (1996-09-01), Chaput et al.
patent: 5781750 (1998-07-01), Blomgren et al.
patent: 5802273 (1998-09-01), Levine et al.
patent: 5923872 (1999-07-01), Chrysos et al.
patent: 5978742 (1999-11-01), Pickerd
patent: 5987598 (1999-11-01), Levine
patent: 6000044 (1999-12-01), Chrysos et al.
patent: 6009270 (1999-12-01), Mann
patent: 6035422 (2000-03-01), Hohl et al.
patent: 6052802 (2000-04-01), Zahir et al.
patent: 6067644 (2000-05-01), Levine et al.
patent: 6134652 (2000-10-01), Warren
patent: 6139198 (2000-10-01), Danforth et al.
patent: 6175913 (2001-01-01), Chesters
patent: 6374367 (2002-04-01), Dean et al.
patent: 6415378 (2002-07-01), Davidson et al.
patent: 6539502 (2003-03-01), Davidson et al.
patent: 6574727 (2003-06-01), Davidson et al.
patent: 0 324 308 (1989-07-01), None
patent: 0 465 765 (1992-01-01), None
patent: 0 503 514 (1992-09-01), None
patent: 0 689 141 (1995-12-01), None
patent: 0 919 919 (1999-06-01), None
patent: 2 307 072 (1997-05-01), None
patent: 62-40538 (1987-02-01), None
patent: 6019742 (1994-01-01), None
patent: 8044557 (1996-02-01), None
patent: 11259335 (1999-04-01), None
ARM966E-S Technical Reference Manual, Dec. 1999, Arm Limited, Issue A, Chapter 1.
Embedded Trace Macrocell Architecture Specification, Dec. 2002, Arm Limited, Issue 1, Chapters 1 and 2 and Appendix B.
Uhlig et al., Trace-Driven Memory Simulation: A Survey, Jun. 1997, ACM Computing Surveys, vol. 29, No. 2, pp. 128-170.
ARM IHI 0014 Revision C—Embedded Trace Macrocell Specification.
ARM DDI 0157F—ETM9 (Rev. 1) Technical Reference Manual.
ARM DDI 0158D-ETM7 (Rev. 1) Technical Reference Manual.
U.S. Appl. No. 09/773,387, filed Feb. 1, 2001.
ARM IHI 0014 Revision I-Embedded Trace Macrocell Spec.
U.S. Appl. No. 09/792,643, filed Feb. 26, 2001.
Computer Organization and Design, The Hardware/Software Interface, J. Hennessy et al., Morgan Kaufmann Publishers, Inc., Second Edition, p. 351.
ARM Limited
Chan Eddie
Nixon & Vanderhye P.C.
Rizzuto Kevin P.
LandOfFree
Apparatus and method for efficiently incorporating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for efficiently incorporating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for efficiently incorporating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664229